1BitISAC system with 1-bit converters at ISAC transmitter and sensing receiver achieves balanced performance and energy efficiency via QoS/QoD constrained designs solved by majorization-minimization and integer linear programming.
Billingsley, Probability and measure
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
eess.SP 1years
2024 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Massive MIMO-ISAC System With 1-Bit ADCs/DACs
1BitISAC system with 1-bit converters at ISAC transmitter and sensing receiver achieves balanced performance and energy efficiency via QoS/QoD constrained designs solved by majorization-minimization and integer linear programming.