M3D integration with NCL standard cells yields 44% area reduction, 31% delay reduction, and 17% power reduction in an unsigned array multiplier under conservative wirelength assumptions.
Illegal trojan design and detection in asynchronous null convention logic and sleep convention logic circuits
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
No citing papers match the current filters.