Re-evaluation demonstrates that Ramulator 2.0 accurately models real-system memory performance when properly configured, contrary to claims in the Mess paper due to misconfigurations, wrong statistics for DAMOV, and missing artifact components.
DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0
Re-evaluation demonstrates that Ramulator 2.0 accurately models real-system memory performance when properly configured, contrary to claims in the Mess paper due to misconfigurations, wrong statistics for DAMOV, and missing artifact components.