A 23-stage pipelined FPGA probability-bit engine keeps fully-connected Ising machine updates flowing at 300 MHz, giving about a 10x throughput gain over a non-pipelined design at equal parallelism.
Title resolution pending
1 Pith paper cite this work, alongside 98 external citations. Polarity classification is still indexing.
1
Pith paper citing it
98
external citations · OpenAlex
fields
eess.SY 1years
2026 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
A scalable and resource-efficient pipelined p-computer for probabilistic Ising machines
A 23-stage pipelined FPGA probability-bit engine keeps fully-connected Ising machine updates flowing at 300 MHz, giving about a 10x throughput gain over a non-pipelined design at equal parallelism.