A graph neural network predicts clock mesh sink delays and slews on unseen designs with about 5 ps average error and a roughly 47,000x speedup over SPICE.
Resonant clock design for a power-efficient high-volume x86–64 microprocessor,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1roles
background 1polarities
unclear 1representative citing papers
citing papers explorer
-
GATMesh: Clock Mesh Timing Analysis using Graph Neural Networks
A graph neural network predicts clock mesh sink delays and slews on unseen designs with about 5 ps average error and a roughly 47,000x speedup over SPICE.