A new open-source benchmark provides SystemVerilog Assertion properties that detect known security bugs in four popular open-source processor designs.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.CR 1years
2024 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Security Properties for Open-Source Hardware Designs
A new open-source benchmark provides SystemVerilog Assertion properties that detect known security bugs in four popular open-source processor designs.