Presents the first cross-layer co-optimized LSTM accelerator ASIC for gait abnormality detection, achieving 0.325 mm² area at high accuracy and 4.05x faster than application requirements using 65 nm technology.
Analysis and improvement of resilience for long short-term memory neural networks,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Cross-Layer Co-Optimized LSTM Accelerator for Real-Time Gait Analysis
Presents the first cross-layer co-optimized LSTM accelerator ASIC for gait abnormality detection, achieving 0.325 mm² area at high accuracy and 4.05x faster than application requirements using 65 nm technology.