PPAC is a versatile digital PIM accelerator supporting MVP-like operations with post-layout 28nm CMOS results claiming competitive throughput and energy efficiency across multiple applications.
BRein memory: A single-chip binary/ternary reconfigurable in-memory deep neural network accelerator achieving 1.4 TOPS at 0.6 W,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2019 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
PPAC: A Versatile In-Memory Accelerator for Matrix-Vector-Product-Like Operations
PPAC is a versatile digital PIM accelerator supporting MVP-like operations with post-layout 28nm CMOS results claiming competitive throughput and energy efficiency across multiple applications.