pith. sign in

arxiv: 1111.3056 · v1 · pith:OACHNY2Lnew · submitted 2011-11-13 · 💻 cs.AR

Performance of Cache Memory Subsystems for Multicore Architectures

classification 💻 cs.AR
keywords cachememorymulti-coreperformancearchitecturesmissparametersresearch
0
0 comments X
read the original abstract

Advancements in multi-core have created interest among many research groups in finding out ways to harness the true power of processor cores. Recent research suggests that on-board component such as cache memory plays a crucial role in deciding the performance of multi-core systems. In this paper, performance of cache memory is evaluated through the parameters such as cache access time, miss rate and miss penalty. The influence of cache parameters over execution time is also discussed. Results obtained from simulated studies of multi-core environments with different instruction set architectures (ISA) like ALPHA and X86 are produced.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.