pith. sign in

arxiv: 1308.4169 · v1 · pith:5TET5OYInew · submitted 2013-08-08 · 💻 cs.ET · cond-mat.dis-nn· cs.AR

Ultra-low Energy, High Performance and Programmable Magnetic Threshold Logic

classification 💻 cs.ET cond-mat.dis-nncs.AR
keywords logicprogrammablethresholddesignmagneticgateinterconnectlow-voltage
0
0 comments X
read the original abstract

We propose magnetic threshold-logic (MTL) design based on non-volatile spin-torque switches. A threshold logic gate (TLG) performs summation of multiple inputs multiplied by a fixed set of weights and compares the sum with a threshold. MTL employs resistive states of magnetic tunnel junctions as programmable input weights, while, a low-voltage domain-wall shift based spin-torque switch is used for thresholding operation. The resulting MTL gate acts as a low-power, configurable logic unit and can be used to build fully pipelined, high-performance programmable computing blocks. Multiple stages in such a MTL design can be connected using energy-efficient ultralow swing programmable interconnect networks based on resistive switches. Owing to memory-based compact logic and interconnect design and low-voltage, high-speed spintorque based threshold operation, MTL can achieve more than two orders of magnitude improvement in energy-delay product as compared to look-up table based CMOS FPGA.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.