Improving Latency in a Signal Processing System on the Epiphany Architecture
classification
💻 cs.DC
keywords
dataepiphanyarchitecturechipcorelatencymemoryparallelization
pith:67YP6IJE Add to your LaTeX paper
What is a Pith Number?\usepackage{pith}
\pithnumber{67YP6IJE}
Prints a linked pith:67YP6IJE badge after your title and writes the identifier into PDF metadata. Compiles on arXiv with no extra files. Learn more
read the original abstract
In this paper we use the Adapteva Epiphany manycore chip to demonstrate how the throughput and the latency of a baseband signal processing chain, typically found in LTE or WiFi, can be optimized by a combination of task- and data parallelization, and data pipelining. The parallelization and data pipelining are facilitated by the shared memory architecture of the Epiphany, and the fact that a processor on one core can write directly into the memory of any other core on the chip.
This paper has not been read by Pith yet.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.