Performance Limits of Differential Power Processing

Minjie Chen; Philip T. Krein; Ping Wang; Robert C. N. Pilawa-Podgurski

REVIEW

Performance Limits of Differential Power Processing

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2002.06704 v2 pith:IKRUJMCN submitted 2020-02-16 eess.SY cs.SY

Ping Wang , Robert C. N. Pilawa-Podgurski , Philip T. Krein , Minjie Chen This is my paper · ORCID

classification eess.SYcs.SY

keywords expectedlimitsloadlossesperformancepowertopologiesdifferential

verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments

read the original abstract

This paper investigates the performance limits of differential power processing (DPP) and presents quantitative and systematic design guidelines for the selection and comparison of DPP topologies. A stochastic model is developed to evaluate the expected power losses of a variety of DPP topologies with probabilistic load distribution. The expected losses of several DPP topologies are derived and compared against traditional dc-dc converters to reveal their performance limits. The impacts of the load distribution and load scale on the expected losses are investigated. The theoretical models are verified with SPICE simulations and experimental results.

Discussion (0). Continue with ORCID to comment.

Pith tools