Pith. sign in

REVIEW

Power Supply Compensation for Capacitive Loads

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2301.09580 v1 pith:HZTULJJ4 submitted 2023-01-17 eess.SY cs.SY

classification eess.SYcs.SY
keywords approachpowersupplygoalsproblemsachievinganalysisasic
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

As ASIC supply voltages approach one volt, the source-impedance goals for power distribution networks are driven ever lower as well. One approach to achieving these goals is to add decoupling capacitors of various values until the desired impedance profile is obtained. An unintended consequence of this approach can be reduced power supply stability and even oscillation. In this paper, we present a case study of a system design which encountered these problems and we describe how these problems were resolved. Time-domain and frequency-domain analysis techniques are discussed and measured data is presented.

Discussion (0). Continue with ORCID to comment.

Pith tools