pith. sign in

arxiv: 2505.09462 · v1 · pith:VTUJETTCnew · submitted 2025-05-14 · 💻 cs.DC

ARM SVE Unleashed: Performance and Insights Across HPC Applications on Nvidia Grace

classification 💻 cs.DC
keywords performancevectorapplicationsexploitinggraceproposeprovidesacross
0
0 comments X
read the original abstract

Vector architectures are essential for boosting computing throughput. ARM provides SVE as the next-generation length-agnostic vector extension beyond traditional fixed-length SIMD. This work provides a first study of the maturity and readiness of exploiting ARM and SVE in HPC. Using selected performance hardware events on the ARM Grace processor and analytical models, we derive new metrics to quantify the effectiveness of exploiting SVE vectorization to reduce executed instructions and improve performance speedup. We further propose an adapted roofline model that combines vector length and data elements to identify potential performance bottlenecks. Finally, we propose a decision tree for classifying the SVE-boosted performance in applications.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.