pith. sign in

arxiv: 2606.18642 · v1 · pith:3ATKTYCCnew · submitted 2026-06-17 · 💻 cs.DC

HI-HCQC: A Tightly-Coupled Hardware Interface with High-Efficiency Communication for Hybrid Classical-Quantum Computing

Shibo Liang , Junchao Wang , Zeyuan Wang , Feng Wang , Xiaoyu Li , Lei Li , FuDong Liu , Zheng Shan This is my paper

Pith reviewed 2026-06-26 19:44 UTC · model grok-4.3

classification 💻 cs.DC
keywords hybrid classical-quantum computingRFSoCtightly-coupled interfacePCIe Gen3quantum control hardwarelatency reductiontask throughputqubit readout
0
0 comments X

The pith

HI-HCQC uses an RFSoC platform with a direct PCIe Gen3 x8 link to tightly couple classical processors and quantum control hardware, cutting execution latency.

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The paper introduces HI-HCQC as an RFSoC-based hardware interface designed for hybrid classical-quantum computing. It replaces loose Ethernet connections with integrated RF-DACs, RF-ADCs, programmable logic, and a high-speed PCIe link to enable direct microwave pulse synthesis, qubit readout, and faster data transfer. Experiments confirm the interface handles six control channels plus one readout channel while running standard tasks such as spectroscopy, Rabi oscillations, T1 measurements, randomized benchmarking, and CZ-gate characterization. The design achieves lower end-to-end latency and higher task throughput than conventional control systems for gate and circuit workloads. This establishes a practical hardware foundation for efficient mixing of classical and quantum processing.

Core claim

HI-HCQC integrates high-speed RF-DACs, RF-ADCs, programmable logic, embedded processors, clock synchronization circuits, and a PCIe Gen3 x8 interface on an RFSoC platform. This enables direct microwave pulse synthesis, qubit readout, and high-throughput data transfer between host servers and quantum measurement-control units. Experimental results show support for six control channels and one multiplexed readout channel, stable microwave generation and acquisition, and successful execution of qubit spectroscopy, Rabi oscillation, T1 measurement, single-shot readout, randomized benchmarking, and CZ-gate characterization. Compared with a conventional control system, HI-HCQC reduces end-to-end e

What carries the argument

The HI-HCQC interface, which combines RFSoC components with a PCIe Gen3 x8 link to provide direct, low-latency communication between host servers and quantum measurement-control units.

If this is right

  • HI-HCQC supports six control channels and one multiplexed readout channel while maintaining stable microwave generation and acquisition.
  • The interface successfully executes standard qubit tasks including spectroscopy, Rabi oscillation, T1 measurement, single-shot readout, randomized benchmarking, and CZ-gate characterization.
  • End-to-end execution latency for representative quantum gate and circuit tasks drops compared with conventional loosely coupled systems.
  • Task throughput increases significantly for the tested workloads.
  • PCIe-coupled RFSoC hardware supplies a practical base for building scalable hybrid classical-quantum computing systems.

Where Pith is reading between the lines

These are editorial extensions of the paper, not claims the author makes directly.

  • If the latency reduction holds at larger scales, classical feedback loops for error correction could run with lower overhead than current interfaces allow.
  • The approach may shift engineering effort away from communication bottlenecks toward qubit coherence and gate fidelity in hybrid setups.
  • Similar tight-coupling designs could be tested on other RFSoC or FPGA platforms to check whether the observed gains depend on the specific PCIe Gen3 x8 choice.
  • Extending the demonstrated tasks to full variational algorithms or real-time optimization would test whether the throughput improvement persists outside the characterized experiments.

Load-bearing premise

The integration of RF-DACs, RF-ADCs, programmable logic, and PCIe Gen3 x8 in the RFSoC provides sufficient tight coupling, stability, and scalability for practical hybrid computing workloads beyond the tested qubit experiments.

What would settle it

Running the same gate and circuit tasks on a system with more qubits or longer sequences and finding no reduction in end-to-end latency or no gain in throughput compared to an Ethernet-based control system.

read the original abstract

Hybrid classical-quantum computing requires frequent data exchange between classical processors and quantum control hardware. However, existing superconducting quantum control systems are commonly connected through loosely coupled interfaces such as Ethernet, resulting in high communication latency and limited task throughput. To address this issue, we present HI-HCQC, an RFSoC-based hardware interface for tightly coupled hybrid classical-quantum computing. HI-HCQC integrates high-speed RF-DACs, RF-ADCs, programmable logic, embedded processors, clock synchronization circuits, and a PCIe Gen3 x8 interface, enabling direct microwave pulse synthesis, qubit readout, and high-throughput data transfer between host servers and quantum measurement-control units. Experimental results show that HI-HCQC supports six control channels and one multiplexed readout channel, achieves stable microwave generation and acquisition, and successfully performs qubit spectroscopy, Rabi oscillation, T1 measurement, single-shot readout, randomized benchmarking, and CZ-gate characterization. Compared with a conventional control system, HI-HCQC reduces end-to-end execution latency for representative quantum gate and circuit tasks and significantly improves task throughput. These results demonstrate that PCIe-coupled RFSoC control hardware provides a practical foundation for scalable and efficient hybrid classical-quantum computing systems.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit. Tearing a paper down is the easy half of reading it; the pith above is the substance, this is the friction.

Referee Report

2 major / 0 minor

Summary. The manuscript presents HI-HCQC, an RFSoC-based hardware interface integrating RF-DACs, RF-ADCs, programmable logic, embedded processors, clock synchronization, and a PCIe Gen3 x8 link for tightly coupled hybrid classical-quantum computing. It reports successful execution of qubit experiments including spectroscopy, Rabi oscillations, T1 relaxation, single-shot readout, randomized benchmarking, and CZ-gate characterization on six control channels with one multiplexed readout channel. The central claim is that this PCIe-coupled design reduces end-to-end execution latency for representative quantum gate and circuit tasks while significantly improving task throughput relative to conventional Ethernet-based control systems.

Significance. If the latency and throughput claims are substantiated with direct quantitative measurements on closed-loop hybrid workloads, the work would offer a concrete hardware path toward scalable hybrid quantum-classical systems by addressing communication bottlenecks. The reported qubit characterization results provide useful validation of the RFSoC integration for basic control and readout tasks.

major comments (2)
  1. [Abstract] Abstract: The assertion that HI-HCQC 'reduces end-to-end execution latency for representative quantum gate and circuit tasks' is unsupported by any quantitative latency values, error bars, baseline comparisons, or statistical evidence. Without these data the central performance claim cannot be evaluated.
  2. [Abstract] Abstract and experimental results: The demonstrated experiments (spectroscopy, Rabi, T1, single-shot readout, randomized benchmarking, CZ characterization) are open-loop characterization tasks that do not exercise the frequent host–RFSoC round-trip traffic patterns required for iterative classical feedback in hybrid workloads. Consequently the claimed advantage for the motivating hybrid use case rests on extrapolation rather than direct measurement.

Simulated Author's Rebuttal

2 responses · 0 unresolved

We thank the referee for the careful reading and constructive comments on the abstract and experimental scope. We address each major comment below and indicate the revisions we will make to ensure the claims accurately reflect the presented evidence.

read point-by-point responses

  1. Referee: [Abstract] Abstract: The assertion that HI-HCQC 'reduces end-to-end execution latency for representative quantum gate and circuit tasks' is unsupported by any quantitative latency values, error bars, baseline comparisons, or statistical evidence. Without these data the central performance claim cannot be evaluated.

    Authors: We agree that the abstract states a performance advantage without providing the supporting quantitative data, error bars, or direct comparisons. The manuscript does not include such measurements for latency or throughput. We will revise the abstract to remove this claim and instead describe only the demonstrated hardware capabilities and the successful qubit experiments. This change will align the abstract with the actual evidence presented. revision: yes

  2. Referee: [Abstract] Abstract and experimental results: The demonstrated experiments (spectroscopy, Rabi, T1, single-shot readout, randomized benchmarking, CZ characterization) are open-loop characterization tasks that do not exercise the frequent host–RFSoC round-trip traffic patterns required for iterative classical feedback in hybrid workloads. Consequently the claimed advantage for the motivating hybrid use case rests on extrapolation rather than direct measurement.

    Authors: We concur that the reported experiments consist of standard open-loop characterization tasks and do not include closed-loop hybrid workloads involving iterative host–RFSoC communication. The PCIe interface is designed to support such patterns, but the current results focus on validating RF signal generation, acquisition, and basic qubit operations. We will revise the abstract and add a brief discussion clarifying that advantages for hybrid workloads are inferred from the interface architecture and remain to be directly measured in future closed-loop experiments. revision: yes

Circularity Check

0 steps flagged

No circularity: hardware description and experimental report with direct measurements

full rationale

The paper describes an RFSoC-based hardware interface and reports experimental results from qubit characterization tasks (spectroscopy, Rabi, T1, readout, RB, CZ). No mathematical derivations, fitted parameters, predictions, or self-citation chains appear in the provided text. Latency/throughput comparisons are presented as direct experimental outcomes versus a conventional Ethernet system, not as outputs of any model that reduces to its own inputs by construction. The work is self-contained as an implementation report; the skeptic concern about open-loop vs. closed-loop workloads is an evidence-strength issue, not a circularity reduction.

Axiom & Free-Parameter Ledger

0 free parameters · 0 axioms · 0 invented entities

No free parameters, axioms, or invented entities; this is an engineering hardware implementation paper with no derivations or postulated entities.

pith-pipeline@v0.9.1-grok · 5770 in / 990 out tokens · 19715 ms · 2026-06-26T19:44:10.298975+00:00 · methodology

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Reference graph

Works this paper leans on

43 extracted references · 3 linked inside Pith

  1. [1]

    Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer

    Shor, Peter W. "Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer." SIAM review 41.2 (1999): 303-332

    1999

  2. [2]

    Quantum chemistry in the age of quantum computing

    Cao, Yudong, et al. "Quantum chemistry in the age of quantum computing." Chemical reviews 119.19 (2019): 10856-10915

    2019

  3. [3]

    Quantum machine learning

    Biamonte, Jacob, et al. "Quantum machine learning." Nature 549.7671 (2017): 195-202

    2017

  4. [4]

    Demonstration of universal parametric entangling gates on a multi-qubit lattice

    Reagor, Matthew, et al. "Demonstration of universal parametric entangling gates on a multi-qubit lattice." Science advances 4.2 (2018): eaao3603

    2018

  5. [5]

    Quantum computations with cold trapped ions

    Cirac, Juan I., and Peter Zoller. "Quantum computations with cold trapped ions." Physical review letters 74.20 (1995): 4091

    1995

  6. [6]

    Quantum computational advantage using photons

    Zhong, Han -Sen, et al. "Quantum computational advantage using photons." Science 370.6523 (2020): 1460-1463

    2020

  7. [7]

    Quantum -information processing with circuit quantum electrodynamics

    Blais, Alexandre, et al. "Quantum -information processing with circuit quantum electrodynamics." Physical Review A 75.3 (2007): 032329

    2007

  8. [8]

    Quantum computing in the NISQ era and beyond

    Preskill, John. "Quantum computing in the NISQ era and beyond." Quantum 2 (2018): 79

    2018

  9. [9]

    Xilinx RFSOC Website,

    “Xilinx RFSOC Website,” https://www.xilinx.com/products/silicon -devices/soc/rfsoc.html (2024)

    2024

  10. [10]

    Superconducting Qubits: Circuit Theory, Hamiltonian Analysis and Design Tools

    Minev, Zlatko. "Superconducting Qubits: Circuit Theory, Hamiltonian Analysis and Design Tools." APS March Meeting Abstracts. Vol. 2021. 2021

    2021

  11. [11]

    Leakage reduction in fast superconducting qubit gates via optimal control

    Werninghaus, Max, et al. "Leakage reduction in fast superconducting qubit gates via optimal control." npj Quantum Information 7.1 (2021): 14

    2021

  12. [12]

    A universal quantum gate set for transmon qubits with strong ZZ interactions

    Long, Junling, et al. "A universal quantum gate set for transmon qubits with strong ZZ interactions." arXiv preprint arXiv:2103.12305 (2021)

    arXiv 2021

  13. [13]

    Realization of efficient quantum gates with a superconducting qubit- qutrit circuit

    Bækkegaard, Thomas, et al. "Realization of efficient quantum gates with a superconducting qubit- qutrit circuit." Scientific reports 9.1 (2019): 13389

    2019

  14. [14]

    Improving qubit coherence using closed -loop feedback

    Vepsä lä inen, Antti, et al. "Improving qubit coherence using closed -loop feedback." Nature Communications 13.1 (2022): 1932

    2022

  15. [15]

    Path toward manufacturable superconducting qubits with relaxation times exceeding 0.1 ms

    Verjauw, J., et al. "Path toward manufacturable superconducting qubits with relaxation times exceeding 0.1 ms." npj Quantum Information 8.1 (2022): 93

    2022

  16. [16]

    A Ku band pulsed electron paramagnetic resonance spectrometer using an arbitrary waveform generator for quantum control experiments at millikelvin temperatures

    Yap, Yung Szen, et al. "A Ku band pulsed electron paramagnetic resonance spectrometer using an arbitrary waveform generator for quantum control experiments at millikelvin temperatures." Review of Scientific Instruments 86.6 (2015)

    2015

  17. [17]

    Detecting bit -flip errors in a logical qubit using stabilizer measurements

    Riste, Diego, et al. "Detecting bit -flip errors in a logical qubit using stabilizer measurements." Nature communications 6.1 (2015): 6983

    2015

  18. [18]

    Direct digital synthesis of microwave waveforms for quantum computing

    Raftery, J., et al. "Direct digital synthesis of microwave waveforms for quantum computing." arXiv preprint arXiv:1703.00942 (2017)

    Pith/arXiv arXiv 2017

  19. [19]

    Superconducting qubits: Current state of play

    Kjaergaard, Morten, et al. "Superconducting qubits: Current state of play." Annual Review of Condensed Matter Physics 11 (2020): 369-395

    2020

  20. [21]

    DAC-board based X-band EPR spectrometer with arbitrary waveform control

    Kaufmann, Thomas, et al. "DAC-board based X-band EPR spectrometer with arbitrary waveform control." Journal of Magnetic Resonance 235 (2013): 95-108

    2013

  21. [23]

    Low-latency digital signal processing for feedback and feedforward in quantum computing and communication

    Salathé , Yves, et al. "Low-latency digital signal processing for feedback and feedforward in quantum computing and communication." Physical Review Applied 9.3 (2018): 034011

    2018

  22. [24]

    High performance and scalable AWG for superconducting quantum computing

    Lin, Jin, et al. "High performance and scalable AWG for superconducting quantum computing." arXiv preprint arXiv:1806.03660 (2018)

    Pith/arXiv arXiv 2018

  23. [25]

    Scalable self -adaptive synchronous triggering system in superconducting quantum computing

    Sun, Lihua, et al. "Scalable self -adaptive synchronous triggering system in superconducting quantum computing." IEEE Transactions on Nuclear Science 67.9 (2020): 2148-2154

    2020

  24. [26]

    High-fidelity control of superconducting qubits using direct microwave synthesis in higher Nyquist zones

    Kalfus, William D., et al. "High-fidelity control of superconducting qubits using direct microwave synthesis in higher Nyquist zones." IEEE Transactions on Quantum Engineering 1 (2020): 1-12

    2020

  25. [27]

    QubiC: An open -source FPGA -based control and measurement system for superconducting quantum information processors

    Xu, Yilun, et al. "QubiC: An open -source FPGA -based control and measurement system for superconducting quantum information processors." IEEE Transactions on Quantum Engineering 2 (2021): 1-11

    2021

  26. [28]

    FPGA -based electronic system for the control and readout of superconducting qubit systems

    Yang, Y., et al. "FPGA -based electronic system for the control and readout of superconducting qubit systems." arXiv e-prints (2021): arXiv-2110

    2021

  27. [29]

    Hardware for dynamic quantum computing

    Ryan, Colm A., et al. "Hardware for dynamic quantum computing." Review of Scientific Instruments 88.10 (2017)

    2017

  28. [30]

    Keysight Website,

    “Keysight Website,”https://www.keysight.com/us/en/solutions/emerging -technologies/quantum- solutions.html (2024)

    2024

  29. [31]

    Zurich Instruments Website,

    “Zurich Instruments Website,” https://www.zhinst.com/americas/en (2024)

    2024

  30. [32]

    Quantum Machines Website,

    “Quantum Machines Website,” https://www.quantum-machines.co/ (2024)

    2024

  31. [33]

    Qubic 2.0: An extensible open-source qubit control system capable of mid-circuit measurement and feed-forward

    Xu, Yilun, et al. "Qubic 2.0: An extensible open-source qubit control system capable of mid-circuit measurement and feed-forward." arXiv preprint arXiv:2309.10333 (2023)

    arXiv 2023

  32. [34]

    Measurement and control of a superconducting quantum processor with a fully integrated radio-frequency system on a chip

    Tholé n, Mats O., et al. "Measurement and control of a superconducting quantum processor with a fully integrated radio-frequency system on a chip." Review of Scientific Instruments 93.10 (2022)

    2022

  33. [35]

    The QICK (Quantum Instrumentation Control Kit): Readout and control for qubits and detectors

    Stefanazzi, Leandro, et al. "The QICK (Quantum Instrumentation Control Kit): Readout and control for qubits and detectors." Review of Scientific Instruments 93.4 (2022)

    2022

  34. [36]

    SQ -CARS: A Scalable Quantum Control and Readout System

    Singhal, Ujjawal, et al. "SQ -CARS: A Scalable Quantum Control and Readout System." IEEE Transactions on Instrumentation and Measurement (2023)

    2023

  35. [37]

    ICARUS-Q: Integrated control and readout unit for scalable quantum processors

    Park, Kun Hee, et al. "ICARUS-Q: Integrated control and readout unit for scalable quantum processors." Review of Scientific Instruments 93.10 (2022)

    2022

  36. [38]

    A cryogenic CMOS chip for generating control signals for multiple qubits

    Pauka, S. J., et al. "A cryogenic CMOS chip for generating control signals for multiple qubits." Nature Electronics 4.1 (2021): 64-70

    2021

  37. [39]

    Frequency multiplexing for readout of spin qubits

    Hornibrook, J. M., et al. "Frequency multiplexing for readout of spin qubits." Applied Physics Letters 104.10 (2014)

    2014

  38. [40]

    Python productivitye for zynq,

    “Python productivitye for zynq,” https://pynq.io (2024)

    2024

  39. [41]

    Qiskit pulse: programming quantum computers through the cloud with pulses

    Alexander, Thomas, et al. "Qiskit pulse: programming quantum computers through the cloud with pulses." Quantum Science and Technology 5.4 (2020): 044006

    2020

  40. [42]

    Introduction to experimental quantum measurement with superconducting qubits

    Naghiloo, Mahdi. "Introduction to experimental quantum measurement with superconducting qubits." arXiv preprint arXiv:1904.09291 (2019)

    Pith/arXiv arXiv 1904

  41. [43]

    A quantum engineer's guide to superconducting qubits

    Krantz, Philip, et al. "A quantum engineer's guide to superconducting qubits." Applied physics reviews 6.2 (2019)

    2019

  42. [44]

    Kim, Y., Eddins, A., Anand, S. et al. Evidence for the utility of quantum computing before fault tolerance. Nature 618, 500–505 (2023)

    2023

  43. [45]

    Bilmes, A., Megrant, A., Klimov, P. et al. Resolving the positions of defects in superconducting quantum bits. Sci Rep 10, 3090 (2020)

    2020