Pith. sign in

REVIEW 1 cited by

Relative Performance of a Multi-level Cache with Last-Level Cache Replacement: An Analytic Review

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1307.6406 v1 pith:MWH267NI submitted 2013-07-24 cs.AR

classification cs.AR
keywords cachereplacementperformanceapplicationefficientinclusivelast-levelmemory
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Current day processors employ multi-level cache hierarchy with one or two levels of private caches and a shared last-level cache (LLC). An efficient cache replacement policy at LLC is essential for reducing the off-chip memory transfer as well as conflict for memory bandwidth. Cache replacement techniques for inclusive LLCs may not be efficient for multilevel cache as it can be shared by enormous applications with varying access behavior, running simultaneously. One application may dominate another by flooding of cache requests and evicting the useful data of the other application. From the performance point of view, an exclusive LLC make the replacement policies more demanding, as compared to an inclusive LLC. This paper analyzes some of the existing replacement techniques on the LLC with their performance assessment.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Modern Hardware Security: A Review of Attacks and Countermeasures

    cs.CR 2025-01 conditional

    This is a literature review of hardware security attacks and countermeasures, with no new attacks, mitigations, measurements, or proofs.

Pith tools