Pith. sign in

REVIEW 2 cited by

Succinct Dynamic Ordered Sets with Random Access

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2003.11835 v1 pith:7WQ6YXPR submitted 2020-03-26 cs.DS

classification cs.DS
keywords timeproblemaccessbitsdynamicemphoptimalordered
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
abstract

The representation of a dynamic ordered set of $n$ integer keys drawn from a universe of size $m$ is a fundamental data structuring problem. Many solutions to this problem achieve optimal time but take polynomial space, therefore preserving time optimality in the \emph{compressed} space regime is the problem we address in this work. For a polynomial universe $m = n^{\Theta(1)}$, we give a solution that takes $\textsf{EF}(n,m) + o(n)$ bits, where $\textsf{EF}(n,m) \leq n\lceil \log_2(m/n)\rceil + 2n$ is the cost in bits of the \emph{Elias-Fano} representation of the set, and supports random access to the $i$-th smallest element in $O(\log n/ \log\log n)$ time, updates and predecessor search in $O(\log\log n)$ time. These time bounds are optimal.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 2 Pith papers

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Re-thinking Memory-Bound Limitations in CGRAs

    cs.AR 2025-08 conditional novelty 6.0 of 10

    Adding a cache hierarchy, CGRA-specific runahead prefetching, and per-PE cache reconfiguration allows CGRAs to process irregular memory-access kernels at near-ideal speed with 1.27% of the storage.

  2. DX100: A Programmable Data Access Accelerator for Indirection

    cs.AR 2025-05 conditional novelty 6.0 of 10

    A shared programmable data-access accelerator that reorders and coalesces bulk indirect memory requests, yielding simulated 2.6x speedups on irregular workloads.

Pith tools