Pith. sign in

REVIEW

LOCx2-130, a low-power, low-latency, 2 x 4.8-Gbps serializer ASIC for detector front-end readout

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2009.06147 v1 pith:VXAFIKLI submitted 2020-09-14 physics.ins-det

Le Xiao , Quan Sun , Datao Gong , Emily Baker , Binwei Deng , Di Guo , Huiqin He , Suen Hou
show 9 more authors
Chonghan Liu Tiankuan Liu James Thomas Jian Wang Annie C. Xiang Dongxu Yang Jingbo Ye Xiandong Zhao Wei Zhou
This is my paper
classification physics.ins-det
keywords locx2-130asicadcsdetectorfront-endgbpslow-latencylow-power
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

In this paper, we present the design and test results of LOCx2-130, a low-power, low-latency, dual-channel transmitter ASIC for detector front-end readout. LOCx2-130 has two channels of encoders and serializers, and each channel operates at 4.8 Gbps. LOCx2-130 can interface with three types of ADCs, an ASIC ADC and two COTS ADCs. LOCx2-130 is fabricated in a commercial 130-nm CMOS technology and is packaged in a 100-pin QFN package. LOCx2-130 consumes 440 mW and achieves a latency of less than 40.7 ns.

Discussion (0). Sign in to comment.

Pith tools