Performance of the Vipera framework for DSLs on micro-core architectures

Maurice Jamieson; Nick Brown

REVIEW

Performance of the Vipera framework for DSLs on micro-core architectures

Not yet reviewed by Pith; the record is open.

Re-run · record.json Download PDF Read on arXiv ↗

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2209.00894 v1 pith:4X2MCJKA submitted 2022-09-02 cs.DC cs.PL

Maurice Jamieson , Nick Brown This is my paper · ORCID

classification cs.DCcs.PL

keywords architecturescodeperformanceviperaframeworkmicro-coresizecompiler

verification ladder T0 review T1 audit T2 compute T3 formal

0 comments

read the original abstract

Vipera provides a compiler and runtime framework for implementing dynamic Domain-Specific Languages on micro-core architectures. The performance and code size of the generated code is critical on these architectures. In this paper we present the results of our investigations into the efficiency of Vipera in terms of code performance and size.

Discussion (0). Continue with ORCID to comment.

Pith tools