Pith. sign in

REVIEW 1 cited by

HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2211.13989 v4 pith:FJVLIEIL submitted 2022-11-25 cs.AR cs.DCcs.NI

classification cs.ARcs.DCcs.NI
keywords arrangementchipletschiplethexameshhigh-performancehundredsicisimproved
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

2.5D integration is an important technique to tackle the growing cost of manufacturing chips in advanced technology nodes. This poses the challenge of providing high-performance inter-chiplet interconnects (ICIs). As the number of chiplets grows to tens or hundreds, it becomes infeasible to hand-optimize their arrangement in a way that maximizes the ICI performance. In this paper, we propose HexaMesh, an arrangement of chiplets that outperforms a grid arrangement both in theory (network diameter reduced by 42%; bisection bandwidth improved by 130%) and in practice (latency reduced by 19%; throughput improved by 34%). MexaMesh enables large-scale chiplet designs with high-performance ICIs.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies

    cs.AR 2025-02 conditional novelty 7.0 of 10

    Jointly optimizing chiplet placement and inter-chiplet topology reduces ICI latency by up to 62% for cache-coherent traffic versus a 2D mesh baseline.

Pith tools