Pith. sign in

REVIEW

A Back-End-Of-Line Compatible, Ferroelectric Analog Non-Volatile Memory

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2309.12051 v1 pith:VWW4EBQI submitted 2023-09-21 cs.AR

classification cs.AR
keywords analogferroelectricconstantcycledeviceintegrationmechanismsmemory
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

A Ferroelectric Analog Non-Volatile Memory based on a WOx electrode and ferroelectric HfZrO4 layer is fabricated at a low thermal budget (~375C), enabling BEOL processes and CMOS integration. The devices show suitable properties for integration in crossbar arrays and neural network inference: analog potentiation/depression with constant field or constant pulse width schemes, cycle to cycle and device to device variation <10%, ON/OFF ratio up to 10 and good linearity. The physical mechanisms behind the resistive switching and conduction mechanisms are discussed.

Discussion (0). Sign in to comment.

Pith tools