Pith. sign in

REVIEW 1 cited by

SSDTrain: An Activation Offloading Framework to SSDs for Faster Large Language Model Training

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2408.10013 v2 pith:5WERKVNC submitted 2024-08-19 cs.DC cs.NE

classification cs.DCcs.NE
keywords memoryssdtrainactivationsizetrainingactivationscomputationframework
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

The growth rate of the GPU memory capacity has not been able to keep up with that of the size of large language models (LLMs), hindering the model training process. In particular, activations -- the intermediate tensors produced during forward propagation and reused in backward propagation -- dominate the GPU memory use. This leads to high training overhead such as high weight update cost due to the small micro-batch size. To address this challenge, we propose SSDTrain, an adaptive activation offloading framework to high-capacity NVMe SSDs. SSDTrain reduces GPU memory usage without impacting performance by fully overlapping data transfers with computation. SSDTrain is compatible with popular deep learning frameworks like PyTorch, Megatron, and DeepSpeed, and it employs techniques such as tensor deduplication and forwarding to further enhance efficiency. We extensively experimented with popular LLMs like GPT, BERT, and T5. Results demonstrate that SSDTrain reduces 47% of the activation peak memory usage. Meanwhile, SSDTrain perfectly overlaps the I/O with the computation and incurs negligible overhead. Compared with keeping activations in GPU memory and layerwise full recomputation, SSDTrain achieves the best memory savings with negligible throughput loss. We further analyze how the reduced activation memory use may be leveraged to increase throughput by increasing micro-batch size and reducing pipeline parallelism bubbles.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Cost-Efficient LLM Training with Lifetime-Aware Tensor Offloading via GPUDirect Storage

    cs.DC 2025-06 conditional novelty 6.0 of 10

    TERAIO speeds up LLM training by offloading inactive tensors to SSDs with a lifetime-aware, GPUDirect Storage based migration plan, reaching 1.47x over ZeRO-Offload/Infinity and 80.7% of ideal.

Pith tools