REVIEW 3 major objections 5 minor 71 references
On Usage of Non-Volatile Memory as Primary Storage for Database Management Systems
T0 review · 3 major / 5 minor · reviewed 2026-08-07 · deepseek-v4-flash
Pith's one-line read This paper argues that redirecting a DBMS's buffer pointers into memory-mapped NVM files, plus helper-thread prefetching, cuts TPC-H query time by an average of 8% (up to 17%) over PostgreSQL on NVM and 23% (up to 54%) over disk.
desk verdict Solid engineering case study with clean SE2 pointer-redirection and helper-thread prefetching, but the 8% average speedup rests on DRAM emulation and may not transfer to real NVM. read the letter →
The pith
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
The reading
What carries the argument
The load-bearing machinery is the PtrRedirection Layer of SE2, a storage-engine change that replaces PostgreSQL's file layer with a layer that receives the buffer pointer (a pointer to the buffer-cache slot) and redirects it to the corresponding address of the file mapped from the NVM-backed file system. Reads then cost zero copies: the query code reads the tuple directly from the mapped NVM file. Writes keep PostgreSQL's consistency model by first copying the page from NVM back into the buffer slot and undoing the redirection, so updates still go through the internal buffer under MVCC. The second mechanism is a general-purpose helper-thread prefetching library: the computation thread enqueues a job holding a start address and a size, and helper threads bring that region into caches; the best scheme (M3) uses one helper on a different core to pull data into the last-level cache and a second helper on the computation core to pull it into private caches.
What would settle it
Run the same TPC-H scale-factor-100 workload on a machine with real byte-addressable NVM rather than a DRAM-backed PMFS partition, and compare the modified storage engine with the M3 helper-thread scheme against unmodified PostgreSQL on the same NVM; if the average wall-clock improvement over the NVM baseline is not close to the reported 8%, or the disk-relative gain is not close to 23%, the DRAM emulation is the likely culprit.
Extended reading notes
Core claim
The paper's central claim is that a disk-era DBMS can be made NVM-aware by pointer redirection rather than by copying data through the OS or the DBMS buffer cache. In SE2, the storage engine maps NVM files into the process address space and redirects PostgreSQL's buffer pointer for a page directly to the mapped NVM address, so a read incurs no copy; for writes it copies the page back into the internal buffer and undoes the redirection, preserving MVCC and ACID semantics. The paper further claims that the resulting user-level cache misses--the data readiness problem--are the main obstacle, and that a general-purpose helper-thread prefetching library with the M3 two-thread mapping hides them. With that library, query execution time improves by up to 17% (average 8%) against unmodified PostgreSQL on NVM and up to 54% (average 23%) against disk.
Load-bearing premise
The load-bearing premise, stated in Sections 3.3 and 5.1, is that NVM emulated by a reserved DRAM partition faithfully represents real non-volatile memory; if real NVM read latency or caching behavior differs from DRAM, the reported gains may not transfer.
Editorial extensions
If this is right
- A conventional disk-oriented DBMS can capture a substantial share of NVM's benefit without a from-scratch redesign: only the storage-engine read path and a prefetching layer need to change.
- Read-dominant decision-support workloads are the favorable case; the paper's gains concentrate in TPC-H queries dominated by sequential scans, not in compute-bound or small-data queries.
- The helper-thread prefetching library is general purpose: any application that memory-maps NVM files and knows a block's address and size can use the same job-queue API.
- Kernel execution time for query processing drops from about 10% of the baseline to about 0.05% on average, so the CPU cycles saved should grow with dataset size as long as NVM access latency stays near DRAM levels.
Reading between the lines
- A natural extension, not tested in the paper, is applying the pointer-redirection and helper-thread scheme to other disk-oriented DBMSs with similar buffer layers; the expected gain depends on how much of their workload is sequential scan over large relations.
- If real NVM read latency turns out higher than the DRAM-like projections cited, SE2's zero-copy read path could lose its edge; the emulation-based 8% average is the main transfer risk.
- The M3 split-prefetch idea could be tested in a vectorized or columnar executor, where access patterns are more regular than PostgreSQL's row-at-a-time model and might yield larger speedups.
- The paper deliberately leaves logging and recovery out of scope; combining SE2 with NVM-based logging would be a natural next test for write-heavy OLTP workloads, where the write path still goes through buffers.
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. This paper studies how a traditional disk-oriented DBMS can be adapted to use non-volatile memory as primary storage. It modifies PostgreSQL's storage engine in two incremental steps: SE1 uses PMFS memory-mapped I/O to eliminate one of two kernel copies, and SE2 redirects PostgreSQL buffer pointers directly to PMFS-mapped NVM pages to eliminate copies entirely. The authors identify that direct access shifts LLC misses from kernel level to user level and develop a general-purpose helper-thread prefetching library to hide that latency. On a DRAM-emulated PMFS partition, SE2 with the M3 thread mapping reduces TPC-H query execution time by up to 17% and on average 8% relative to unmodified PostgreSQL on the same emulated NVM, and by up to 54%/23% relative to SSD-based PostgreSQL. The evaluation is based on 16 of the 22 TPC-H queries because some queries fail to complete under PMFS.
Significance. The work is a careful engineering study with a clear incremental methodology, a plausible cycle-level explanation of the observed bottlenecks (Figs. 8, 9, 13, 15), and a reusable prefetching library that is evaluated against multiple baselines. All results are direct performance measurements with no fitted parameters, so the internal arithmetic is not in question. The main value is in quantifying where storage-engine changes help and in identifying the 'data readiness' problem that arises when data is accessed directly from NVM. However, the headline results are obtained on DRAM-emulated NVM and on a subset of the TPC-H workload, so the external validity of the quantitative claims is the principal concern. If the 8% average improvement is confirmed on real NVM hardware or shown to be robust under a latency/bandwidth sensitivity analysis, the contribution would be solid and practically useful for adapting mainstream DBMSs to NVM.
major comments (3)
- [Section 5.1 / Section 3.3] The load-bearing assumption of the evaluation is stated in Section 5.1: a 224GB PMFS partition is carved out of DRAM, and Section 3.3 justifies this by asserting that NVM read latencies are projected to be similar to DRAM. The paper's own references to Intel Optane DC PM (refs. 67-69) indicate that real NVM read latency is roughly 2-3x DRAM and that bandwidth characteristics differ. The benefit of SE2 depends on the trade-off between removing kernel-copy overhead and paying latency on user-level cache misses, and the helper-thread prefetching component is exactly the part most sensitive to memory latency: SE2 with the ad-hoc prefetching scheme gives a 4% average gain (Section 6.2), while the M3 scheme gives 8% (Section 8.2). Please add a sensitivity analysis that varies NVM read latency and bandwidth, or validate the results on real App Direct NVM hardware, and justify why the DRAM emulation is representative of the regime that determines the sign and magnitude of the improvement.
- [Section 5.2] The paper reports results for only 16 of the 22 TPC-H queries, stating that 'some queries fail to complete under PMFS storage.' This is an explicit limitation, but it is not analyzed: the paper does not identify the six excluded queries, explain why they fail, or argue that the remaining 16 are representative of DSS workloads. Because all reported averages are computed over this subset, the conclusions are conditional on it. Please list the excluded queries, describe the failure mode, and either include them or provide a concrete argument that their exclusion does not change the conclusions.
- [Figures 6-15 / Section 8.2] The experimental sections report point values without stating the number of runs or the variance across runs. Since the headline result is an 8% average improvement, and several queries show differences of only a few percent, it is not possible to tell whether the reported effect is larger than run-to-run noise. Please state the number of repetitions and report error bars or a variance analysis for the wall-clock time measurements in Figures 7 and 12, and for the cycle-level breakdowns that are used to explain the mechanism.
minor comments (5)
- [Introduction] The Introduction states that kernel execution time 'drops to 0.05% on average' when the prefetching library is used, but Section 8.1 reports an average reduction to 0.5% for M1, M2, and M3. Please reconcile these numbers.
- [Table 2] The PostgreSQL configuration parameters are written with spaces ('max wal size', 'work mem', 'effective cache'); use the actual PostgreSQL parameter names (max_wal_size, work_mem, effective_cache_size) so that the configuration can be reproduced.
- [Section 5.2] Please specify the exact TPC-H scale factor and dataset size more carefully and clarify whether the 150GB figure includes both base tables and indexes; this is relevant to interpreting the 224GB PMFS partition size.
- [Section 6.2] The sentence about Q02 says a query spends '18% of its execution time in data movement operations' and 'sequential scan makes only 20% of the database operations'; the terminology would benefit from separating 'fraction of execution time' from 'fraction of operations' to avoid confusion.
- [Section 5.1] The paper should state whether the perf counter samples and wall-clock times were collected from the same runs or different runs; this affects the reliability of the cycle-level explanation in Figures 8, 9, 13, and 15.
Circularity Check
No significant circularity: all results are direct measurements, no fitted parameters, no load-bearing self-citations, and negative results are reported honestly.
full rationale
The paper's claims (SE1/SE2 reduce copy operations; helper threads prefetch data) are evaluated by direct wall-clock TPC-H measurements on an emulation platform, not derived from any model or fitted parameter. No quantity is defined in terms of another derived quantity: kernel execution time, wall-clock time, LLC misses, and L1 misses are all measured with timers and perf. No fitting occurs anywhere; the helper-thread library parameters (thread count, mappings M1/M2/M3) are design choices compared experimentally against baselines, with honest negative results reported elsewhere (SE1 is 3% slower on average, Section 6.2; Q01, Q02, Q13, Q17, Q20 show no improvement, Section 8.2). The DRAM-based PMFS emulation (Section 5.1) is justified by external citations [32, 23, 31, 24] asserting projected NVM read latency similar to DRAM; this is a threat to external validity if real Optane-class latency differs, but it is not circular because the measured speedups are not constructed from that assumption. All references are external (PMFS [44], Arulraj et al. [23], Gao et al. [54], helper-thread literature [56, 57, 63, 64]); there are no self-citations, no imported uniqueness theorems, and no renamed-known-result presentation, since the paper explicitly credits helper-thread prefetching as 'a known technique' (Section 1). The 8% average improvement over pmfs base95 is a measured outcome of Section 8.2, not an equivalent-by-construction restatement of any input assumption.
Assumptions & free parameters
assumptions (3)
- domain assumption NVM read latency will be similar to DRAM read latency.
- domain assumption PMFS on reserved DRAM is a faithful emulation platform for NVM storage.
- ad hoc to paper The 16 TPC-H queries that complete are representative of DSS workloads, and the 6 excluded queries would not change the conclusions.
Cite this review
Pith. "Pith review of On Usage of Non-Volatile Memory as Primary Storage for Database Management Systems." pith.science (2026). https://pith.science/paper/7Q7HV7V7
@misc{pith2026250209431,
author = {Pith},
title = {Pith review of: On Usage of Non-Volatile Memory as Primary Storage for Database Management Systems},
year = {2026},
howpublished = {\url{https://pith.science/paper/7Q7HV7V7}},
note = {Machine review of arXiv:2502.09431}
}
read the original abstract
This paper explores the implications of employing non-volatile memory (NVM) as primary storage for a data base management system (DBMS). We investigate the modifications necessary to be applied on top of a traditional relational DBMS to take advantage of NVM features. As a case study, we modify the storage engine (SE) of PostgreSQL enabling efficient use of NVM hardware. We detail the necessary changes and challenges such modifications entail and evaluate them using a comprehensive emulation platform. Results indicate that our modified SE reduces query execution time by up to 45% and 13% when compared to disk and NVM storage, with average reductions of 19% and 4%, respectively. Detailed analysis of these results shows that while our modified SE is able to access data more efficiently, data is not close to the processing units when needed for processing, incurring long latency misses that hinder the performance. To solve this, we develop a general purpose library that employs helper threads to prefetch data from NVM hardware via a simple API. Our library further improves query execution time for our modified SE when compared to disk and NVM storage by up to 54% and 17%, with average reductions of 23% and 8%, respectively.
Reference graph
Works this paper leans on
-
[1]
Proceedings of the VLDB Endowment
Abraham L, Allen J, Barykin O, Borkar V, Chopra B, Gerea C, M erl D, Metzler J, Reiss D, Subramanian S, Wiener JL.: Scuba: diving into data at face book. Proceedings of the VLDB Endowment. 6(11), 1057–1067 (2013)
work page 2013
-
[2]
Barber R, Bendel P, Czech M, Draese O, Ho F, Hrle N, Idreos S, Kim MS, Koeth O, Lee JG, Li TT, Lohman G, Morfonios , Mueller R, Murthy K, Pandi s I, Qiao L, Raman V, Szabo S, Sidle R, Stolze K.: Blink: Not Your Father 's Database!. In: Proceedings of International W orkshop on Business Intelligence for the Re al-Time Enterprise, pp. 1–22 (2011)
work page 2011
-
[3]
: SAP HANA database: data management for modern business applications
F¨ arber F, Cha SK, Primsch J, Bornh¨ ovd C, Sigg S, Lehner W. : SAP HANA database: data management for modern business applications. ACM Sigm od Record. 40(4), 45–51 (2012)
work page 2012
-
[4]
Lindstr¨ om J, Raatikka V, Ruuth J, Soini P, Vakkila K.: IBM solidDB: In-Memory Database Optimized for Extreme Speed and Availability. IEE E Data Eng. Bull. 36(2), 14–20 (2013)
work page 2013
-
[5]
Published at http:/ /pelotondb.org (2019)
Peloton Database Management System. Published at http:/ /pelotondb.org (2019)
work page 2019
-
[6]
In: Proceeding s of Biennial Conference on Innovative Data Systems Research (CIDR) (2017)
Pavlo A, Angulo G, Arulraj J, Lin H, Lin J, Ma L, Menon P, Mowr y TC, Perron M, Quah I, Santurkar S, Tomasic A, Toor S, Aken D.V, W ang Z, W u Y, X ian R, Zhang T.: Self-Driving Database Management Systems. In: Proceeding s of Biennial Conference on Innovative Data Systems Research (CIDR) (2017)
work page 2017
-
[7]
In: Proceedings of the ACM S IGMOD International Conference on Management of Data, pp
Larson P ˚ A, Clinciu C, Hanson EN, Oks A, Price SL, Rangarajan S, Surna A , Zhou Q.: SQL server column store indexes. In: Proceedings of the ACM S IGMOD International Conference on Management of Data, pp. 1177–1184 (2011)
work page 2011
-
[8]
In: Proceedings of the International Conference on Management of Data, pp
Zhang H, Andersen DG, Pavlo A, Kaminsky M, Ma L, Shen R.: Red ucing the storage overhead of main-memory OLTP databases with hybrid indexes . In: Proceedings of the International Conference on Management of Data, pp. 1567–1 581 (2016)
work page 2016
Show all 71 references
-
[9]
In: Proceedings of the Twenty-Third ACM Symposiu m on Operating Systems Principles (SOSP), pp
Ongaro D, Rumble SM, Stutsman R, Ousterhout J, Rosenblum M .: Fast crash recovery in RAMCloud. In: Proceedings of the Twenty-Third ACM Symposiu m on Operating Systems Principles (SOSP), pp. 29–41 (2011)
2011
-
[10]
In: Proceedings of the ACM SIGMOD International Conference on Management of Da ta, pp
Diaconu C, Freedman C, Ismert E, Larson PA, Mittal P, Ston ecipher R, Verma N, Zwilling M.: Hekaton: SQL server’s memory-optimized OLTP e ngine. In: Proceedings of the ACM SIGMOD International Conference on Management of Da ta, pp. 1243–1254 (2013)
2013
-
[11]
In: Proceedings of Parallel and Distributed Proce ssing Symposium, (2002)
Lee I, Yeom HY.: A single phase distributed commit protoc ol for main memory database systems. In: Proceedings of Parallel and Distributed Proce ssing Symposium, (2002)
2002
-
[12]
In Intern ational W orkshop on Accel- erating Data Management Systems Using Modern Processor and Storage Architectures
DeBrabant J, Arulraj J, Pavlo A, Stonebraker M, Zdonik S, Dulloor S.: A prolegomenon on OLTP database systems for non-volatile memory. In Intern ational W orkshop on Accel- erating Data Management Systems Using Modern Processor and Storage Architectures. (2014)
2014
-
[13]
In Non-Volatile Memories W orkshop
Driskill-Smith A.: Latest advances and future prospect s of STT-RAM. In Non-Volatile Memories W orkshop. 11–13, (2010)
2010
-
[14]
IBM Journal of Research and Development
Mandelman JA, Dennard RH, Bronner GB, DeBrosse JK, Divak aruni R, Li Y, Radens CJ.: Challenges and future directions for the scaling of dyn amic random-access memory (DRAM). IBM Journal of Research and Development. 46(2.3), 187–212 (2002) Naveed Ul MUSTAF A et al. On Usage of ...
2002
-
[15]
Proce edings of the VLDB Endowment
Melnik S, Gubarev A, Long JJ, Romer G, Shivakumar S, Tolto n M, Vassilakis T.: Dremel: interactive analysis of web-scale datasets. Proce edings of the VLDB Endowment. 3(1–2) 330–339 (2010)
2010
-
[16]
In: Proceedings of Datenbanksysteme f¨ ur Business, Technologie und W eb (BTW), pp
Plattner H.: SanssouciDB: An In-Memory Database for Pro cessing Enterprise W ork- loads. In: Proceedings of Datenbanksysteme f¨ ur Business, Technologie und W eb (BTW), pp. 2–21 (2011)
2011
-
[17]
In: Proceedings of the 2012 ACM SIGMOD International Conference on Management of Data, pp
Sikka V, F¨ arber F, Lehner W, Cha SK, Peh T, Bornh¨ ovd C.: E fficient transaction processing in SAP HANA database: the end of a column store myt h. In: Proceedings of the 2012 ACM SIGMOD International Conference on Management of Data, pp. 731–742 (2012)
2012
-
[18]
In: Proceedings of the 2017 ACM International Conferen ce on Management of Data, pp
Arulraj J, Pavlo A.: How to Build a Non-Volatile Memory Da tabase Management Sys- tem. In: Proceedings of the 2017 ACM International Conferen ce on Management of Data, pp. 1753–1758 (2017)
2017
-
[19]
In: Proceedings of t he 36th annual international symposium on Computer architecture (ISCA), pp
Qureshi MK, Srinivasan V, Rivers JA.: Scalable high perf ormance main memory system using phase-change memory technology. In: Proceedings of t he 36th annual international symposium on Computer architecture (ISCA), pp. 24–33 (2009 )
2009
-
[20]
Proceedings o f the VLDB Endowment
Andrei M, Lemke C, Radestock G, Schulze R, Thiel C, Blanco R, Meghlan A, Sharique M, Seifert S, Vishnoi S, Booss D, Peh T, Schreter I, Thesing W, W agle M, Willhalm T.: SAP HANA adoption of non-volatile memory. Proceedings o f the VLDB Endowment. 10(12), 1754–1765 (2017)
2017
-
[21]
IBM Journal of Research and Development
Raoux S, Burr GW, Breitwisch MJ, Rettner CT, Chen YC, Shel by RM, Salinga M, Krebs D, Chen SH, Lung HL, Lam CH.: Phase-change random acces s memory: A scalable technology. IBM Journal of Research and Development. 52(4.5), 465–479 (2008)
2008
-
[22]
Strukov DB, Snider GS, Stewart DR, Williams RS.: The miss ing memristor found. nature. 453(7191), 80–83 (2008)
2008
-
[23]
In: Proceedings of the 20 15 ACM SIGMOD Interna- tional Conference on Management of Data, pp
Arulraj J, Pavlo A, Dulloor SR.: Let’s talk about storage & recovery methods for non- volatile memory database systems. In: Proceedings of the 20 15 ACM SIGMOD Interna- tional Conference on Management of Data, pp. 707–722 (2015)
2015
-
[24]
In: Proceedings of the 9th conference on Computing Frontiers (CF), pp
Chang J, Ranganathan P, Mudge T, Roberts D, Shah MA, Lim KT .: A limits study of benefits from nanostore-based future data-centric system a rchitectures. In: Proceedings of the 9th conference on Computing Frontiers (CF), pp. 33–42 (2 012)
-
[25]
United States patent US 6,338,055
Hagmann R, Skeen MD.: Real-time query optimization in a d ecision support system. United States patent US 6,338,055. (2002)
2002
-
[26]
Decision suppor t systems
Shim JP, W arkentin M, Courtney JF, Power DJ, Sharda R, Car lsson C.: Past, present, and future of decision support technology. Decision suppor t systems. 33(2), 111–126 (2002)
2002
-
[27]
Computer
Chaudhuri S, Dayal U, Ganti V.: Database technology for d ecision support systems. Computer. 34(12), 48–55 (2001)
2001
-
[28]
Published at htt ps://db- engines.com/en/ranking (2019)
DB-Engines Ranking of Relational DBMS. Published at htt ps://db- engines.com/en/ranking (2019)
2019
-
[29]
TPC-H ben chmark specification
Transaction Processing Performance Council. TPC-H ben chmark specification. Pub- lished at http://www.tpc.org/tpch/ (2008)
2008
-
[30]
Technical Report, Porto Alegre (2010)
Perez T, De Rose CA.: Non-volatile memory: Emerging tech nologies and their impacts on memory systems. Technical Report, Porto Alegre (2010)
2010
-
[31]
Journal of Physics D: Applied Physics
W ang KL, Alzate JG, Amiri PK.: Low-power non-volatile sp intronic memory: STT- RAM and beyond. Journal of Physics D: Applied Physics. 46(7), 074003 (2013)
2013
-
[32]
IEEE Transactions on Pa rallel and Distributed Systems
Mittal S, Vetter JS.: A survey of software techniques for using non-volatile memories for storage and main memory systems. IEEE Transactions on Pa rallel and Distributed Systems. 27(5), 1537–1550 (2016)
2016
-
[33]
Pro ceedings of the VLDB Endow- ment
Arulraj J, Perron M, Pavlo A.: W rite-behind logging. Pro ceedings of the VLDB Endow- ment. 10(7), 337–348 (2016)
2016
-
[34]
In: Proceedings of the Tenth International W orkshop on Data Management on New Hardware (DaMoN), (2014)
Oukid I, Booss D, Lehner W, Bumbulis P, Willhalm T.: SOFOR T: A hybrid SCM- DRAM storage engine for fast data recovery. In: Proceedings of the Tenth International W orkshop on Data Management on New Hardware (DaMoN), (2014)
2014
-
[35]
Proceedings of the V LDB Endowment
Chatzistergiou A, Cintra M, Viglas SD.: Rewind: Recover y write-ahead system for in- memory non-volatile data-structures. Proceedings of the V LDB Endowment. 8(5), 497–508 (2015)
2015
-
[36]
Journal of Syste ms Architecture
Huang Y, Liu T, Xue CJ.: Register allocation for write act ivity minimization on non- volatile main memory for embedded systems. Journal of Syste ms Architecture. 58(1), 13–23 (2012) 30 Naveed Ul Mustafa et al
2012
-
[37]
In: Proceedings of Biennial Conference o n Innovative Data Systems Research (CIDR), (2015)
Oukid I, Lehner W, Kissinger T, Willhalm T, Bumbulis P.: I nstant Recovery for Main Memory Databases. In: Proceedings of Biennial Conference o n Innovative Data Systems Research (CIDR), (2015)
2015
-
[38]
In: Proceedings of ACM International Conf erence on Object Oriented Programming Systems Languages & Applications (OOPSLA), pp
Chakrabarti DR, Boehm HJ, Bhandari K.: Atlas: Leveragin g locks for non-volatile mem- ory consistency. In: Proceedings of ACM International Conf erence on Object Oriented Programming Systems Languages & Applications (OOPSLA), pp . 433–452 (2014)
2014
-
[39]
In: Proceedings of 31st IEEE Symposium on Mass Storage S ystems and Technologies (MSST), pp
Zhang Y, Swanson S.: A study of application performance w ith non-volatile main mem- ory. In: Proceedings of 31st IEEE Symposium on Mass Storage S ystems and Technologies (MSST), pp. 1–10 (2015)
2015
-
[40]
Proceedings of the VLDB Endowment
Viglas SD.: W rite-limited sorts and joins for persisten t memory. Proceedings of the VLDB Endowment. 7(5), 413–424 (2014)
2014
-
[41]
In: Proceedings of the 3 6th annual international symposium on Computer architecture (ISCA), pp
Zhou P, Zhao B, Yang J, Zhang Y.: A durable and energy efficie nt main memory us- ing phase change memory technology. In: Proceedings of the 3 6th annual international symposium on Computer architecture (ISCA), pp. 14–23 (2009 )
2009
-
[42]
3D XPoint Technology
Intel and Micron. 3D XPoint Technology. https://www.mi cron.com/products/advanced- solutions/3d-xpoint-technology (2019)
2019
-
[43]
Intel. 2016. Architecture Instruction Set Extensions P rogramming Reference. Intel Cor- poration. (2016)
2016
-
[44]
In: Proceedings of t he Ninth European Conference on Computer Systems, p
Dulloor SR, Kumar S, Keshavamurthy A, Lantz P, Reddy D, Sa nkaran R, Jackson J.: System software for persistent memory. In: Proceedings of t he Ninth European Conference on Computer Systems, p. 15 (2014)
2014
-
[45]
Intel. 2014. Linux-pmfs. https://github.com/linux-p mfs/pmfs (2014)
2014
-
[46]
In: Proceed- ings of the ACM SIGMOD International Conference on Manageme nt of Data, pp
Kimura H.: FOEDUS: OLTP Engine for a Thousand Cores and NV RAM. In: Proceed- ings of the ACM SIGMOD International Conference on Manageme nt of Data, pp. 691–706 (2015)
2015
-
[47]
Pro- ceedings of the VLDB Endowment
Huang J, Schwan K, Qureshi MK.: NVRAM-aware logging in tr ansaction systems. Pro- ceedings of the VLDB Endowment. 8(4), 389–400 (2014)
2014
-
[48]
In: Proceedings of the 1st USENIX Conference on File and Storage Technologies (F AST), pp
Schindler J, Griffin JL, Lumb CR, Ganger GR.: Track-Aligne d Extents: Matching Access Patterns to Disk Drive Characteristics. In: Proceedings of the 1st USENIX Conference on File and Storage Technologies (F AST), pp. 259–274 (2002)
2002
-
[49]
Proceedings of t he VLDB Endowment
DeBrabant J, Pavlo A, Tu S, Stonebraker M, Zdonik S.: Anti -caching: A new approach to database management system architecture. Proceedings of t he VLDB Endowment. 6(14), 1942–1953 (2013)
2013
-
[50]
In: P roceedings of ACM/IEEE 41st International Symposium on Computer Architecture (IS CA), pp
Pelley S, Chen PM, W enisch TF.: Memory persistency. In: P roceedings of ACM/IEEE 41st International Symposium on Computer Architecture (IS CA), pp. 265–276 (2014)
2014
-
[51]
New York: Addison-W esley (2001)
Momjian B.: PostgreSQL: introduction and concepts. New York: Addison-W esley (2001)
2001
-
[52]
In: Proceedings of t he ACM SIGMOD Interna- tional Conference on Management of Data, pp
Neumann T, M¨ uhlbauer T, Kemper A.: Fast serializable mu lti-version concurrency con- trol for main-memory database systems. In: Proceedings of t he ACM SIGMOD Interna- tional Conference on Management of Data, pp. 677–689 (2015)
2015
-
[53]
PostgreSQL 9
The PostgreSQL Global Development Group. PostgreSQL 9. 0.22 Documentation. (2015)
2015
-
[54]
In: Proceedings of the 20th ACM international conf erence on Information and knowledge management, pp
Gao S, Xu J, He B, Choi B, Hu H.: PCMLogging: reducing trans action logging overhead with PCM. In: Proceedings of the 20th ACM international conf erence on Information and knowledge management, pp. 2401–2404 (2011)
2011
-
[55]
In: Proceedings of the Symposium on Ap plied Computing (SAC), pp
Son Y, Kang H, Yeom HY, Han H.: A log-structured buffer for d atabase systems using non-volatile memory. In: Proceedings of the Symposium on Ap plied Computing (SAC), pp. 880–886 (2017)
2017
-
[56]
Data prefetching by d ependence graph precom- putation
Annavaram M, Patel JM, Davidson ES. Data prefetching by d ependence graph precom- putation. In: Procedings of 28th Annual International Symp osium on Computer Architec- ture (ISCA), pp. 52–61 (2001)
2001
-
[57]
In: Proceedings of 20th International Para llel and Distributed Processing Symposium, (2006)
Jung C, Lim D, Lee J, Solihin Y.: Helper thread prefetchin g for loosely-coupled multipro- cessor systems. In: Proceedings of 20th International Para llel and Distributed Processing Symposium, (2006)
2006
-
[58]
Proceedings of the VLDB Endowment
Pelley S, W enisch TF, Gold BT, Bridge B.: Storage managem ent in the NVRAM era. Proceedings of the VLDB Endowment. 7(12), 121–132 (2013)
2013
-
[59]
: Shore-MT: a scalable storage manager for the multicore era
Johnson R, Pandis I, Hardavellas N, Ailamaki A, Falsafi B. : Shore-MT: a scalable storage manager for the multicore era. In: Proceedings of the 12th In ternational Conference on Extending Database Technology: Advances in Database Techn ology (EDBT), pp. 24–35 (2009) Naveed Ul M...
2009
-
[60]
In: Proceedings of IEEE 27th Internat ional Conference on Data Engineering, pp
Fang R, Hsiao HI, He B, Mohan C, W ang Y.: High performance d atabase logging using storage class memory. In: Proceedings of IEEE 27th Internat ional Conference on Data Engineering, pp. 1221–1231 (2011)
2011
-
[61]
Proceed- ings of the VLDB Endowment
W ang T, Johnson R.: Scalable logging through emerging no n-volatile memory. Proceed- ings of the VLDB Endowment. 7(10), 865–876 (2014)
2014
-
[62]
Published at https://db-engines.com/en/ranking (2019)
DB-Engines Ranking - popularity ranking of database man agement systems. Published at https://db-engines.com/en/ranking (2019)
2019
-
[63]
In: Proceedings of the sixteenth international conference on Architectural support for programming langu ages and operating systems (ASPLOS), pp
Kamruzzaman M, Swanson S, Tullsen DM.: Inter-core prefe tching for multicore pro- cessors using migrating helper threads. In: Proceedings of the sixteenth international conference on Architectural support for programming langu ages and operating systems (ASPLOS), pp. 393–404 (2011)
2011
-
[64]
In: Proceedings of the 10th international conference on Archit ectural support for program- ming languages and operating systems (ASPLOS), pp
Kim D, Yeung D.: Design and evaluation of compiler algori thms for pre-execution. In: Proceedings of the 10th international conference on Archit ectural support for program- ming languages and operating systems (ASPLOS), pp. 159–170 (2002)
2002
-
[65]
In: Proceedings of the 34th annual ACM/IEEE international symp osium on Microarchitecture (MICRO), pp
Collins JD, Tullsen DM, W ang H, Shen JP.: Dynamic specula tive precomputation. In: Proceedings of the 34th annual ACM/IEEE international symp osium on Microarchitecture (MICRO), pp. 306–317 (2001)
2001
-
[66]
arXiv preprint arXiv:1907.12014, (2019)
Hirofuchi T, Takano R.: The Preliminary Evaluation of a H ypervisor-based Virtu- alization Mechanism for Intel Optane DC Persistent Memory M odule. arXiv preprint arXiv:1907.12014, (2019)
2019 arXiv
-
[67]
In: Proceedings of the International Symp osium on Memory Systems (MEMSYS), pp
Peng IB, Gokhale MB, Green EW.: System evaluation of the I ntel optane byte- addressable NVM. In: Proceedings of the International Symp osium on Memory Systems (MEMSYS), pp. 304–315 (2019)
2019
-
[68]
arXiv prepr int arXiv:1908.03583, (2019)
Yang J, Kim J, Hoseinzadeh M, Izraelevitz J, Swanson S.: A n Empirical Guide to the Behavior and Use of Scalable Persistent Memory. arXiv prepr int arXiv:1908.03583, (2019)
2019 arXiv
-
[69]
arXiv preprint arXiv:1903.05714, (2019)
Izraelevitz J, Yang J, Zhang L, Kim J, Liu X, Memaripour A, Soh YJ, W ang Z, Xu Y, Dulloor SR, Zhao J.: Basic performance measurements of the i ntel optane DC persistent memory module. arXiv preprint arXiv:1903.05714, (2019)
2019 arXiv
-
[70]
In 14th Conference on File and Stora ge Technologies (F AST), pp
Xu J, Swanson S.: NOV A: A Log-structured File System for H ybrid Volatile/Non- volatile Main Memories. In 14th Conference on File and Stora ge Technologies (F AST), pp. 323–338, (2016)
2016
-
[71]
Published at https://pmem.io/pmdk/ (20 19)
pmem.io: PMDK. Published at https://pmem.io/pmdk/ (20 19)
Reviewed August 7, 2026 · model on record in the stance chip above.
Discussion (0). Sign in to comment.