Pith. sign in

REVIEW 3 major objections 7 minor 99 references

Modeling and Simulating Emerging Memory Technologies: A Tutorial

T0 review · 3 major / 7 minor · reviewed 2026-08-07 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read This tutorial claims that a configurable, open-sourced simulation toolchain—a cycle-accurate full-system simulator linked to a memory simulator—lets researchers explore NVM architectures and hardware-software co-design before real devices…

desk verdict A solid, clearly written tutorial that consolidates the authors' gem5/NVMain extensions with real hands-on value; the main caveats are the unvalidated CiM piece and the soft 'first to integrate' claim, but nothing load-bearing. read the letter →

arxiv 2502.10167 v2 pith:HAVGCBBN submitted 2025-02-14 cs.AR

Yun-Chih Chen , Tristan Seidl , Nils Hölscher , Christian Hakert , Minh Duy Truong , Jian-Jia Chen , João Paulo C. de Lima , Asif Ali Khan
show 10 more authors
Jeronimo Castrillon Ali Nezhadi Lokesh Siddhu Hassan Nassar Mahta Mayahinia Mehdi Baradaran Tahoori Jörg Henkel Nils Wilbert Stefan Wildermann Jürgen Teich
This is my paper · ORCID
classification cs.AR
keywords non-volatilememorycycle-accuratesimulationhybridmaincachecompute-in-memorytracewriterwear-outanalysishardware-softwareco-design
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

Non-volatile memory (NVM) is promising but hard to experiment with because real devices are scarce, proprietary, or expensive; the pith of this paper is that a configurable simulation toolchain can stand in for them. The paper claims that its open-sourced toolchain, built by extending a cycle-accurate full-system simulator with a configurable memory simulator, lets a researcher explore NVM architectures and co-design strategies before the devices are commercially available. Four case studies make the claim concrete: hybrid DRAM/NVM main memory with customizable scheduling, trace-based wear-out analysis at single-bit granularity, hybrid SRAM/STT-RAM (spin-transfer-torque RAM) caches whose non-volatile fraction is a knob, and a compute-in-memory extension for NVM. If the claim is right, the community gains a practical, extensible way to compare technologies, test replacement policies, and evaluate co-design strategies without physical chips.

What carries the argument

The carrying mechanism is a layered simulation stack: a cycle-accurate full-system simulator models the CPU, caches, TLBs, and memory controller, while a plug-in memory simulator models DRAM and NVM timing, energy, subarrays, faults, and access accounting. Onto this base the paper adds four extensions. A trace-writer interface lets users define classes that receive every memory access, log addresses, operations, data, cycles, thread IDs, and optionally the program counter, and process accesses in-stream. A hybrid-cache extension tags each cache line as volatile or non-volatile according to an nvBlockRatio parameter—the percentage of cache lines per set treated as non-volatile—then applies asymmetric read/write latencies and energies per section. A compute-in-memory extension adds a separate memory-mapped address space, a controller that interprets commands, and an operation interface for bitwise AND, OR, XOR, NOT, and copy on rows. A custom RowClone command performs fast in-memory bulk copy by back-to-back row activations within a subarray; subarray logic drops a second activate that would cross subarray boundaries.

What would settle it

Rerun the cache case study's nvBlockRatio sweep using per-access write energy and latency measured from a fabricated STT-MRAM cache array rather than modeled values; if the STT-RAM write-energy cost does not differ enough from SRAM, the energy curves would flatten or invert, and if the write-stall assumption fails, the latency-insensitivity result would disappear.

Watch

Extended reading notes

Core claim

The central claim is that the open-sourced toolchain provides a practical and extensible simulation environment for emerging NVM design questions, and that its four case studies demonstrate the range of questions it can answer. On hybrid caches, the paper finds that a higher fraction of STT-RAM lines barely changes total latency for either a read-intensive image-processing task or a write-intensive merge sort, because a cache write only stalls the CPU if the same cache line is needed immediately. Dynamic energy, however, tracks the application: write-intensive merge sort energy rises nearly linearly with the non-volatile fraction, while read-intensive image processing can pay less dynamic energy at low non-volatile fractions because STT-RAM reads are cheaper than SRAM reads. On in-memory operations, the paper reimplements RowClone in the simulator and reports copy energy and latency close to the original estimates, and it presents a compute-in-memory extension that performs bitwise operations on NVM rows through memory-mapped commands. On tracing, it shows how custom trace writers can log per-access information and process it in-stream to produce a per-block write histogram, the basis of single-bit wear analysis.

Load-bearing premise

The hybrid-cache results rest on the assumption that the STT-RAM write latency and write-energy figures taken from a circuit-level memory model (8 cycles and 0.056 nJ per access) approximate real devices; the paper notes that accurate hardware parameters are hard to obtain.

Editorial extensions

If this is right

  • Hybrid caches can be attractive despite STT-RAM's high write energy, because the CPU rarely stalls on writes; only applications that need the same cache line right after writing it pay the latency penalty.
  • The optimal non-volatile fraction of a hybrid cache depends on the workload's read/write mix: read-heavy workloads may lower dynamic energy by adding NVM, while write-heavy workloads pay proportionally.
  • In-memory bulk copy and zeroing can cut memory energy by roughly two orders of magnitude compared with CPU-performed copies, and simulators can reproduce the effect with the RowClone implementation.
  • Custom trace writers turn a simulator into a wear-analysis tool, letting designers evaluate wear-leveling and placement strategies before committing to OS or hardware changes.
  • NVM-based compute-in-memory can be simulated full-system with memory-mapped commands, so applications and system software for CiM can be developed without the CiM hardware existing.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • The paper leaves the hybrid-cache replacement policy untouched; a likely consequence is that a write-prediction or dead-block-aware policy would widen the energy advantage of low non-volatile fractions for read-heavy workloads, since placement would keep write-heavy lines in SRAM.
  • Because the hybrid-cache results rest on modeled timing and energy parameters, the toolchain is safest as a configuration-ranking device; replacing Table 2's numbers with measurements from a real foundry process is an explicit, cheap sensitivity test.
  • The trace-writer pattern could be pointed at read wear as well as write wear, covering technologies such as FeRAM that wear on reads; the paper mentions read wear but demonstrates only write counting.
  • The compute-in-memory operation interface leaves a natural slot for fault injection: the paper sketches a fault-injection subclass but runs only fault-free operations, so simulating endurance-driven bit failures in NVM CiM is a next step.
Share X Bluesky LinkedIn Reddit HN

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

3 major / 7 minor

Summary. The paper is a tutorial for an open-source simulation toolchain, built on gem5 and NVMain2.0, for architectural exploration of emerging non-volatile memory technologies. It is organized around four case studies: hybrid DRAM/NVM main memory with a RowClone bulk-copy extension, NVMain trace writing for wear-out analysis, hybrid SRAM/STT-RAM cache simulation, and a Compute-in-Memory (CiM) extension for NVM. For each case study, the manuscript provides configuration details, source-code snippets, and step-by-step instructions for building and running the toolchain. The RowClone implementation is validated against the original FPM estimates, while the CiM extension is presented primarily as a design and implementation guide. The stated central claim is that the toolchain enables the research community to explore NVM architectures and application behavior before the devices become commercially available, with the source code made publicly available to support reproducibility.

Significance. If the described toolchain works as presented, this is a valuable community resource: it is open-sourced, containerized, and accompanied by a concrete tutorial with executable commands. The RowClone case study is a genuine strength: it validates the NVMain-based FPM implementation against the original AMBIT/FPM paper (Fig. 2b), giving readers a quantitative anchor that is often missing from tutorial papers. The authors also deserve credit for explicitly acknowledging that the hybrid-cache parameters (Table 2) are NVSim estimates rather than fabricated-device measurements, and for explaining that the parameters can be replaced without framework changes (§3.3.3). The paper's contribution is educational rather than architectural novelty, and its tutorial format is appropriate for the stated goal. The main risks are that the CiM extension is presented with claimed capabilities but no external validation, and that a handful of quantitative statements in the main-memory case study are not reproducible from the text.

major comments (3)
  1. [§3.4 (Compute-in-Memory case study)] The CiM extension is described as 'evaluated with several real-world applications' (§3.4.4) and as offering 'detailed modeling, modularity, and extensibility' (§3.4.2), but no quantitative results are reported: there are no latency, energy, speedup, or comparison numbers against existing CiM simulators or fabricated NVM-CiM chips. The RowClone case study provides a validation anchor against the original FPM paper, but the CiM case study has no analogous check, so a reader cannot judge whether the simulated timing and energy parameters produce meaningful trends. Since the tutorial's central claim is that the toolchain supports architectural exploration before NVM devices are commercially available, the CiM extension needs at least one validation experiment (even a single operation calibrated against published data) or an explicit reframing as an unvalidated reference implementation whose parameters must be calibrated by the user.
  2. [§3.4.2] The sentence 'our CiM extension is the first to integrate all these features specifically for NVM' is an unsupported novelty claim that appears to conflict with the manuscript's own survey: MNSIM [99] and NeuroSim [19] target memristor/RRAM (i.e., NVM) technologies, and other listed simulators provide full-system or cycle-accurate PIM/NVM modeling. The authors should either add a feature-comparison table that substantiates the claimed distinction or soften the sentence to describe the extension's concrete design choices (e.g., LRDIMM-based placement, gem5 full-system integration, modular CiM operation interface) without the 'first' claim. As written, this sentence will mislead readers about the state of the art.
  3. [§3.1.3] Several quantitative statements in the main-memory case study are not reproducible from the text. The scheduling-policy comparison reports results such as 'averageTotalLatency reduced to ~6 μs' and row-buffer hit statistics without specifying the matrix size, the number of simulated instructions, the gem5 CPU configuration, or whether the numbers come from a single run. Similarly, the hybrid STREAM paragraph claims 'improvements in both latency and bandwidth compared to a DRAM-only system' but provides no numerical data or figure. Because the paper's central claim includes reproducibility, these illustrative results should either be backed by a reproducibility table listing configuration files, commands, and raw statistics, or explicitly labeled as qualitative observations from the authors' local runs.
minor comments (7)
  1. [§3.2.3] Listing 4 uses the invalid expression 'nextAccess()->GetData()' where 'nextAccess->GetData()' is intended; Listing 5 is missing a semicolon after 'return true'. These errors will cause compile failures for tutorial readers and should be corrected.
  2. [§3.3.4] The code excerpt after 'if (blk_index' is truncated in the submitted text; the final published listing must be complete for readers to follow the HybridSetAssoc initialization.
  3. [§3.1.3] The sentence 'The are total four tasks in this case study' contains a typo; it should read 'There are a total of four tasks in this case study.'
  4. [§3.1.3] The text refers to 'Table 2(b)' when describing the RowClone results, but the results appear in Fig. 2(b); the cross-reference should be fixed.
  5. [References] The reference list contains duplicate entries for the same works: [8] and [9], [14] and [15], [56] and [57], [60] and [61], [85] and [86], [90] and [91], and [100] and [101]. These should be consolidated to avoid citation inflation.
  6. [Figs. 5 and 6] The figures appear to show single simulation runs without error bars or variance information; the text should state explicitly whether the plotted curves are single runs or averaged across multiple simulations.
  7. [§3.4.4, Listing 16] The comment '// row7 <- row2 & row5' follows 'AND({2,5})', but no destination row is specified in the API call; the destination convention for CiM operations should be clarified to avoid confusion.

Circularity Check

0 steps flagged · score 0.0 of 10

No significant circularity: the tutorial's case studies are demonstrative workflows with externally sourced parameters, and its self-citations are descriptive rather than load-bearing.

full rationale

The paper is a tutorial rather than a derivation of new empirical results, and none of its central claims reduces to its own inputs by construction. The four case studies are demonstrable workflows: the hybrid-cache energy trends in Section 3.3 are obtained by summing fixed per-access energies taken from NVSim, an independent circuit-level model, weighted by simulated access counts; the paper explicitly says of the write-intensive trend that 'This is to be expected', and it discloses that 'As accurate parameters stemming from measurements on actual hardware are hard to come by ... we rely on NVSim', which is a parameter caveat, not a fitted-value disguise. The RowClone case study validates its NVMain implementation against the external Ambit paper ('FPM [84]'), so the comparison is an external sanity check, not a self-citation lock. The CiM case study in Section 3.4 explains design choices and implementation steps without invoking any author-derived uniqueness theorem. The pervasive self-citations point to the authors' prior toolchain extensions, but the tutorial's central claim is that the open-sourced gem5/NVMain repository can be configured as described; that claim is supported by the provided code listings and repository instructions, not derived from the cited self-works. The only in-scope weaknesses are non-circular: Section 3.3.3 concedes that the cache parameters are from NVSim rather than measured hardware and that they can be replaced without framework changes, and Section 3.4.2's 'first to integrate all these features specifically for NVM' novelty claim is unsupported but is a novelty assertion, not a derivation from the paper's inputs. No circular step is exhibited, so the appropriate finding is no significant circularity.

Assumptions & free parameters 0 free parameters · 3 assumptions · 0 invented entities

The tutorial does not introduce new physical entities or fitted parameters. It depends on the accuracy of underlying simulators and on the NVSim-derived parameters, which are acknowledged as approximations. The bit-flip wear proxy is inherited from prior work.

assumptions (3)
  • domain assumption gem5 and NVMain provide sufficiently accurate cycle-accurate models for the simulated memory behaviors.
    The entire toolchain is built on these simulators; if their models are inaccurate, the case-study results are not meaningful. Invoked throughout Section 2.4 and Section 3.
  • domain assumption NVSim characterizations of SRAM and STT-RAM latency and energy are representative of real devices.
    Section 3.3.3 relies on NVSim for the latency and energy values in Table 2; the paper acknowledges hardware measurements are hard to get.
  • domain assumption The number of bit flips is a valid proxy for NVM wear.
    Section 3.2.1 uses bit-flip counting based on previous work [42]; if wear is not proportional to bit flips for all NVM types, this analysis is limited.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Modeling and Simulating Emerging Memory Technologies: A Tutorial." pith.science (2026). https://pith.science/paper/HAVGCBBN

@misc{pith2026250210167,
  author       = {Pith},
  title        = {Pith review of: Modeling and Simulating Emerging Memory Technologies: A Tutorial},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/HAVGCBBN}},
  note         = {Machine review of arXiv:2502.10167}
}
read the original abstract

Non-volatile Memory (NVM) technologies present a promising alternative to traditional volatile memories such as SRAM and DRAM. Due to the limited availability of real NVM devices, simulators play a crucial role in architectural exploration and hardware-software co-design. This tutorial presents a simulation toolchain through four detailed case studies, showcasing its applicability to various domains of system design, including hybrid main-memory and cache, compute-in-memory, and wear-leveling design. These case studies provide the reader with practical insights on customizing the toolchain for their specific research needs. The source code is open-sourced.

Figures

Figures reproduced from arXiv: 2502.10167 by the authors.

Figure 1
Figure 1. Overview of the NVMain flow. Adapted from [ [PITH_FULL_IMAGE:figures/full_fig_p005_1.png] view at source ↗
Figure 2
Figure 2. Overview of the modifications made to NVMain to support RowClone and its validation [PITH_FULL_IMAGE:figures/full_fig_p008_2.png] view at source ↗
Figure 3
Figure 3. Overview of the hybrid volatile/non-volatile memory hierarchies analyzed in this case study. [PITH_FULL_IMAGE:figures/full_fig_p012_3.png] view at source ↗
Figures from the paper (6 more)
Figure 4
Figure 4. Figure 4: Hybrid (mixed volatile/non-volatile) cache architecture. Visualization on how the [PITH_FULL_IMAGE:figures/full_fig_p013_4.png]
Figure 5
Figure 5. Figure 5: Latency and dynamic energy consumption under different degrees of non-volatility for a write-intensive merge sort application. [PITH_FULL_IMAGE:figures/full_fig_p013_5.png]
Figure 6
Figure 6. Figure 6: Latency and dynamic energy consumption under different degrees of non-volatility for a read-intensive image processing application. [PITH_FULL_IMAGE:figures/full_fig_p014_6.png]
Figure 8
Figure 8. Figure 8: Structure of the CiM chip 3.4.4 Step-by-Step Instructions. This subsection discusses the programming model for the CiM extension, provides examples and supported operations, and concludes with a brief discussion on how it is enabled in gem5. The CiM extension operates …
Figure 9
Figure 9. Figure 9: Steps required to perform a NAND operation. [PITH_FULL_IMAGE:figures/full_fig_p017_9.png]
Figure 10
Figure 10. Figure 10: Summary of modifications, contributions, and communications regarding the CiM extension in gem5. [PITH_FULL_IMAGE:figures/full_fig_p018_10.png]

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

99 extracted references · 77 canonical work pages

  1. [99]

    Mnsim: Simulation platform for memristor-based neuromorphic computing system

    Lixue Xia, Boxun Li, Tianqi Tang, Peng Gu, Xiling Yin, Wenqin Huangfu, Pai-Yu Chen, Shimeng Yu, Yu Cao, Yu Wang, Yuan Xie, and Huazhong Yang. Mnsim: Simulation platform for memristor-based neuromorphic computing system. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 469–474, 2016

    work page 2016

  2. [19]

    Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning

    Pai-Yu Chen, Xiaochen Peng, and Shimeng Yu. Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 37(12):3067–3080, 2018

    2018

  3. [1]

    https://digikey.de

    Digikey. https://digikey.de. [Accessed 28-11-2024]

    2024

  4. [2]

    https://www.gem5.org/documentation/general_docs/building

    gem5: Building gem5 — gem5.org. https://www.gem5.org/documentation/general_docs/building. [Accessed 27-01-2025]

    2025

  5. [3]

    https://github.com/OMA-NVM/NVM_Simulation

    GitHub - OMA-NVM/NVM_Simulation: A simulator (Gem5 + NVMain2.0) for NVM — github.com. https://github.com/OMA-NVM/NVM_Simulation. [Accessed 13-01-2025]

    2025

  6. [4]

    https://www.docker.com/

    Home — docker.com. https://www.docker.com/. [Accessed 13-01-2025]

    2025

  7. [5]

    Redefined — code.visualstudio.com

    Visual Studio Code - Code Editing. Redefined — code.visualstudio.com. https://code.visualstudio.com/. [Accessed 13-01-2025]

    2025

  8. [6]

    https://code.visualstudio.com/docs/remote/remote-overview

    Visual Studio Code Remote Development — code.visualstudio.com. https://code.visualstudio.com/docs/remote/remote-overview. [Accessed 13-01-2025]

    2025

Show all 99 references
  1. [7]

    Prediction hybrid cache: An energy-efficient stt-ram cache architecture

    Junwhan Ahn, Sungjoo Yoo, and Kiyoung Choi. Prediction hybrid cache: An energy-efficient stt-ram cache architecture. IEEE Transactions on Computers , 65(3):940–951, 2016

    2016

  2. [9]

    Basic local alignment search tool

    Stephen F Altschul, Warren Gish, Webb Miller, Eugene W Myers, and David J Lipman. Basic local alignment search tool. Journal of molecular biology , 215(3):403–410, 1990

    1990

  3. [10]

    Embedded mram macro for eflash replacement

    Artur Antonyan, Suksoo Pyo, Hyuntaek Jung, and Taejoong Song. Embedded mram macro for eflash replacement. In 2018 IEEE International Symposium on Circuits and Systems (ISCAS) , pages 1–4, 2018

    2018

  4. [11]

    Arm Neoverse N1 CPU: Accelerating the Transformation to a Scalable Cloud-to-Edge Infrastructure

    Arm Ltd. Arm Neoverse N1 CPU: Accelerating the Transformation to a Scalable Cloud-to-Edge Infrastructure . Arm Ltd., Cambridge, UK, February 2019. Available online: https://www.arm.com (Accessed: 12 Feb 2025)

    2019

  5. [12]

    A survey on processing-in-memory techniques: Advances and challenges

    Kazi Asifuzzaman, Narasinga Rao Miniskar, Aaron R Young, Frank Liu, and Jeffrey S Vetter. A survey on processing-in-memory techniques: Advances and challenges. Memories-Materials, Devices, Circuits and Systems , 4:100022, 2023

    2023

  6. [13]

    Cim-sim: Computation in memory simuiator

    Ali BanaGozar, Kanishkan Vadivel, Sander Stuijk, Henk Corporaal, Stephan Wong, Muath Abu Lebdeh, Jintao Yu, and Said Hamdioui. Cim-sim: Computation in memory simuiator. In Proceedings of the 22nd International Workshop on Software and Compilers for Embedded Systems , SCOPES ’1...

    2019

  7. [14]

    Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R

    Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. The Gem5 simulator. SI...

    2011

  8. [15]

    Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R

    Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. The gem5 simulator. SI...

    2011

  9. [16]

    Google workloads for consumer devices: Mitigating data movement bottlenecks

    Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, et al. Google workloads for consumer devices: Mitigating data movement bottlenecks. In Proceedings of the Twenty-...

    2018

  10. [17]

    Understanding and improving the latency of DRAM-based memory systems

    Kevin K Chang. Understanding and improving the latency of DRAM-based memory systems . PhD thesis, Carnegie Mellon University, 2017

    2017

  11. [18]

    19.4 embedded 1mb reram in 28nm cmos with 0.27-to-1v read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme

    Meng-Fan Chang, Jui-Jen Wu, Tun-Fei Chien, Yen-Chen Liu, Ting-Chin Yang, Wen-Chao Shen, Ya-Chin King, Chorng-Jung Lin, Ku-Feng Lin, Yu-Der Chih, Sreedhar Natarajan, and Jonathan Chang. 19.4 embedded 1mb reram in 28nm cmos with 0.27-to-1v read using swing-sample-and-couple sens...

    2014

  12. [20]

    Sha, Shouzhen Gu, Chaoshu Yang, and Chun Jason Xue

    Xianzhang Chen, Zhuge Qingfeng, Qiang Sun, Edwin H.-M. Sha, Shouzhen Gu, Chaoshu Yang, and Chun Jason Xue. A wear-leveling-aware fine-grained allocator for non-volatile memory. In Proceedings of the 56th Annual Design Automation Conference 2019 , DAC ’19, New York, NY, USA, 20...

    2019

  13. [21]

    W. C. Chien, L. M. Gignac, Y. C. Chou, C. H. Yang, N. Gong, H. Y. Ho, C. W. Yeh, H. Y. Cheng, W. Kim, I. T. Kuo, E. K. Lai, C. W. Cheng, L. Buzi, A. Ray, C. S. Hsu, D. Daudelin, R. L. Bruce, M. BrightSky, and H. L. Lung. Device study on ots-pcm for persistent memory applicatio...

    2022

  14. [22]

    13.3 a 22nm 32mb embedded stt-mram with 10ns read speed, 1m cycle write endurance, 10 years retention at 150°c and high immunity to magnetic field interference

    Yu-Der Chih, Yi-Chun Shih, Chia-Fu Lee, Yen-An Chang, Po-Hao Lee, Hon-Jarn Lin, Yu-Lin Chen, Chieh-Pu Lo, Meng-Chun Shih, Kuei-Hung Shen, Harry Chuang, and Tsung-Yung Jonathan Chang. 13.3 a 22nm 32mb embedded stt-mram with 10ns read speed, 1m cycle write endurance, 10 years re...

    2020

  15. [23]

    Recent technology insights on stt-mram: Structure, materials, and process integration

    Jeongdong Choe. Recent technology insights on stt-mram: Structure, materials, and process integration. In 2023 IEEE International Memory Workshop (IMW), pages 1–4, 2023

    2023

  16. [24]

    A 20nm 1.8v 8gb pram with 40mb/s program bandwidth

    Youngdon Choi, Ickhyun Song, Mu-Hui Park, Hoeju Chung, Sanghoan Chang, Beakhyoung Cho, Jinyoung Kim, Younghoon Oh, Duckmin Kwon, Jung Sunwoo, Junho Shin, Yoohwan Rho, Changsoo Lee, Min Gu Kang, Jaeyun Lee, Yongjin Kwon, Soehee Kim, Jaehwan Kim, Yong-Jun Lee, Qi Wang, Sooho Cha...

    2012

  17. [25]

    SCons: A software construction tool — scons.org

    William Deegan. SCons: A software construction tool — scons.org. https://scons.org/. [Accessed 13-01-2025]

    2025

  18. [26]

    The true processing in memory accelerator

    Fabrice Devaux. The true processing in memory accelerator. In 2019 IEEE Hot Chips 31 Symposium (HCS) , pages 1–24. IEEE Computer Society, 2019

    2019

  19. [27]

    Xiangyu Dong, Cong Xu, Yuan Xie, and Norman P. Jouppi. Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 31(7):994–1007, 2012

    2012

  20. [28]

    The factory pattern in api design: A usability evaluation

    Brian Ellis, Jeffrey Stylos, and Brad Myers. The factory pattern in api design: A usability evaluation. In29th International Conference on Software Engineering (ICSE’07), pages 302–312, 2007

    2007

  21. [29]

    Compression-aware and performance- efficient insertion policies for long-lasting hybrid llcs

    Carlos Escuin, Asif Ali Khan, Pablo Ibáñez-Marín, Teresa Monreal, Jeronimo Castrillon, and Víctor Viñals-Yúfera. Compression-aware and performance- efficient insertion policies for long-lasting hybrid llcs. In the 29th IEEE International Symposium on High-Performance Computer ...

    2023

  22. [30]

    A survey on memory-centric computer architectures

    Anteneh Gebregiorgis, Hoang Anh Du Nguyen, Jintao Yu, Rajendra Bishnoi, Mottaqiallah Taouil, Francky Catthoor, and Said Hamdioui. A survey on memory-centric computer architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC) , 18(4):1–50, 2022

    2022

  23. [31]

    Processing-in-memory: A workload-driven perspective

    Saugata Ghose, Amirali Boroumand, Jeremie S Kim, Juan Gómez-Luna, and Onur Mutlu. Processing-in-memory: A workload-driven perspective. IBM Journal of Research and Development , 63(6):3–1, 2019

    2019

  24. [32]

    Leandro M. Giacomini Rocha, Mohamed Naeim, Guilherme Paim, Moritz Brunion, Priya Venugopal, Dragomir Milojevic, James Myers, Mustafa Badaroglu, Marian Verlhest, Julien Ryckaert, and Dwaipayan Biswas. System-technology co-optimization for dense edge architectures using 3d integ...

    2024

  25. [33]

    Guthaus, J.S

    M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In IEEE International Workshop on Workload Characterization, pages 3–14, 2001

    2001

  26. [34]

    Compute in-memory with non-volatile elements for neural networks: A review from a co-design perspective

    Wilfried Haensch, Anand Raghunathan, Kaushik Roy, Bhaswar Chakrabarti, Charudatta M Phatak, Cheng Wang, and Supratik Guha. Compute in-memory with non-volatile elements for neural networks: A review from a co-design perspective. Advanced Materials, 35(37):2204944, 2023

    2023

  27. [35]

    Genssler, Georg von der Brüggen, Lars Bauer, Hussam Amrouch, Jian-Jia Chen, and Jörg Henkel

    Christian Hakert, Kuan-Hsun Chen, Paul R. Genssler, Georg von der Brüggen, Lars Bauer, Hussam Amrouch, Jian-Jia Chen, and Jörg Henkel. Softwear: Software-only in-memory wear-leveling for non-volatile main memory, 2020

    2020

  28. [36]

    Split’n trace nvm: Leveraging library oses for semantic memory tracing

    Christian Hakert, Kuan-Hsun Chen, Simon Kuenzer, Sharan Santhanam, Shuo-Han Chen, Yuan-Hao Chang, Felipe Huici, and Jian-Jia Chen. Split’n trace nvm: Leveraging library oses for semantic memory tracing. In 2020 9th Non-Volatile Memory Systems and Applications Symposium (NVMSA)...

    2020

  29. [37]

    Genssler, Georg von der Brüggen, Hussam Amrouch, Jörg Henkel, and Jian-Jia Chen

    Christian Hakert, Kuan-Hsun Chen, Horst Schirmeier, Lars Bauer, Paul R. Genssler, Georg von der Brüggen, Hussam Amrouch, Jörg Henkel, and Jian-Jia Chen. Software-managed read and write wear-leveling for non-volatile main memory. ACM Trans. Embed. Comput. Syst. , 21(1), February 2022

    2022

  30. [38]

    Software-based memory analysis environments for in-memory wear-leveling

    Christian Hakert, Kuan-Hsun Chen, Mikail Yayla, Georg von der Brüggen, Sebastian Blömeke, and Jian-Jia Chen. Software-based memory analysis environments for in-memory wear-leveling. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC) , pages 651–658, 2020

    2020

  31. [39]

    ALPHA: A novel algorithm-hardware co-design for accelerating DNA seed location filtering

    Fazal Hameed, Asif Ali Khan, and Jeronimo Castrillon. ALPHA: A novel algorithm-hardware co-design for accelerating DNA seed location filtering. page 12 pp., June 2021

    2021

  32. [40]

    Hennessy and David A

    John L. Hennessy and David A. Patterson. A new golden age for computer architecture. Commun. ACM, 62(2):48–60, jan 2019

    2019

  33. [41]

    Memory carousel: Llvm-based bitwise wear-leveling for non-volatile main memory

    Nils Hölscher, Christian Hakert, Hassan Nassar, Kuan-Hsun Chen, Lars Bauer, Jian-Jia Chen, and Jörg Henkel. Memory carousel: Llvm-based bitwise wear-leveling for non-volatile main memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , pages 1–1, 2022

    2022

  34. [42]

    Rapid nvm simulation and analysis on single bit granularity featuring gem5 and nvmain

    Nils Hölscher, Minh Duy Truong, Christian Hakert, Tristan Seidl, Kuan-Hsun Chen, and Jian-Jia Chen. Rapid nvm simulation and analysis on single bit granularity featuring gem5 and nvmain. In 2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA) , pages 5...

    2023

  35. [43]

    Low power data-aware stt-ram based hybrid cache architecture

    Mohsen Imani, Shruti Patil, and Tajana Rosing. Low power data-aware stt-ram based hybrid cache architecture. In 2016 17th International Symposium on Quality Electronic Design (ISQED) , pages 88–94, 2016

    2016

  36. [44]

    Hbm (high bandwidth memory) dram technology and architecture

    Hongshin Jun, Jinhee Cho, Kangseol Lee, Ho-Young Son, Kwiwook Kim, Hanho Jin, and Keith Kim. Hbm (high bandwidth memory) dram technology and architecture. In 2017 IEEE International Memory Workshop (IMW) , pages 1–4. IEEE, 2017

    2017

  37. [45]

    Quantifying the energy cost of data movement in scientific applications

    Gokcen Kestor, Roberto Gioiosa, Darren J Kerbyson, and Adolfy Hoisie. Quantifying the energy cost of data movement in scientific applications. In 2013 IEEE international symposium on workload characterization (IISWC) , pages 56–65. IEEE, 2013

    2013

  38. [46]

    Rtsim: A cycle-accurate simulator for racetrack memories

    Asif Ali Khan, Fazal Hameed, Robin Bläsing, Stuart Parkin, and Jeronimo Castrillon. Rtsim: A cycle-accurate simulator for racetrack memories. IEEE Computer Architecture Letters, 18(1):43–46, 2019

    2019

  39. [47]

    Nvmain extension for multi-level cache systems

    Asif Ali Khan, Fazal Hameed, and Jeronimo Castrillon. Nvmain extension for multi-level cache systems. In Proceedings of the Rapido’18 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools , RAPIDO ’18, New York, NY, USA, 2018. Association for Computing Machinery

    2018

  40. [48]

    De Lima, Hamid Farzaneh, and Jeronimo Castrillon

    Asif Ali Khan, João Paulo C. De Lima, Hamid Farzaneh, and Jeronimo Castrillon. The landscape of compute-near-memory and compute-in-memory: A research and commercial overview, January 2024

    2024

  41. [49]

    Downshift: Tuning shift reduction with reliability for racetrack memories

    Asif Ali Khan, Sebastien Ollivier, Fazal Hameed, Jeronimo Castrillon, and Alex K Jones. Downshift: Tuning shift reduction with reliability for racetrack memories. IEEE Transactions on Computers , 72(9):2585–2599, 2023

    2023

  42. [50]

    Unikraft: Fast, specialized unikernels the easy way

    Simon Kuenzer, Vlad-Andrei Bădoiu, Hugo Lefeuvre, Sharan Santhanam, Alexander Jung, Gaulthier Gain, Cyril Soldani, Costin Lupu, Ştefan Teodorescu, Costi Răducanu, Cristian Banu, Laurent Mathy, Răzvan Deaconescu, Costin Raiciu, and Felipe Huici. Unikraft: Fast, specialized unik...

    2021

  43. [51]

    A design and analysis perspective on architecting memory using domain-wall memory

    Jinzhi Lai, Jueping Cai, Lai Liu, and Zhuoye Huang. A design and analysis perspective on architecting memory using domain-wall memory. In 2019 IEEE International Conference on Smart Internet of Things (SmartIoT) , pages 454–458, 2019

    2019

  44. [52]

    Lee, Engin Ipek, Onur Mutlu, and Doug Burger

    Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. Architecting phase change memory as a scalable dram alternative. SIGARCH Comput. Archit. News, 37(3):2–13, June 2009. Manuscript submitted to ACM Modeling and Simulating Emerging Memory Technologies: A Tutorial 21

    2009

  45. [53]

    K. Lee, D. S. Kim, J. H. Bak, S. P. Ko, W. C. Lim, H. C. Shin, J. H. Lee, J. H. Park, J. H. Jeong, J. M. Lee, T. Kai, H. Sato, J. W. Lee, K. H. Ryu, Y. J. Kim, S. H. Han, B. Y. Seo, K. S. Suh, H. H. Kim, H. T. Jung, D. H. Jang, N. Y. Ji, M. J. Eom, I. H. Kim, K. Lee, K. H. Hwa...

    2021

  46. [54]

    A wear-leveling-aware dynamic stack for pcm memory in embedded systems

    Qingan Li, Yanxiang He, Yong Chen, Chun Jason Xue, Nan Jiang, and Chao Xu. A wear-leveling-aware dynamic stack for pcm memory in embedded systems. pages 1–4, 2014

    2014

  47. [55]

    A wear leveling aware memory allocator for both stack and heap management in pcm-based main memory systems

    Wei Li, Ziqi Shuai, Chun Jason Xue, Mengting Yuan, and Qingan Li. A wear leveling aware memory allocator for both stack and heap management in pcm-based main memory systems. In 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE) , pages 228–233, 2019

    2019

  48. [57]

    Bitweaving: Fast scans for main memory data processing

    Yinan Li and Jignesh M Patel. Bitweaving: Fast scans for main memory data processing. In Proceedings of the 2013 ACM SIGMOD International Conference on Management of Data , pages 289–300, 2013

    2013

  49. [58]

    Disaggregated memory for expansion and sharing in blade servers

    Kevin Lim, Jichuan Chang, Trevor Mudge, Parthasarathy Ranganathan, Steven K Reinhardt, and Thomas F Wenisch. Disaggregated memory for expansion and sharing in blade servers. ACM SIGARCH computer architecture news , 37(3):267–278, 2009

    2009

  50. [59]

    An experimental study of data retention behavior in modern dram devices: Implications for retention time profiling mechanisms

    Jamie Liu, Ben Jaiyen, Yoongu Kim, Chris Wilkerson, and Onur Mutlu. An experimental study of data retention behavior in modern dram devices: Implications for retention time profiling mechanisms. ACM SIGARCH Computer Architecture News, 41(3):60–71, 2013

    2013

  51. [60]

    Lorensen and Harvey E

    William E. Lorensen and Harvey E. Cline. Marching cubes: A high resolution 3d surface construction algorithm. SIGGRAPH Comput. Graph., 21(4):163–169, August 1987

    1987

  52. [61]

    Marching cubes: A high resolution 3d surface construction algorithm

    William E Lorensen and Harvey E Cline. Marching cubes: A high resolution 3d surface construction algorithm. In Seminal graphics: pioneering efforts that shaped the field, pages 347–353. 1998

    1998

  53. [62]

    Jason Lowe-Power, Abdul Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adrià Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, Gabe Black, Gedare Bloom, Bobby R. Bruce, Daniel Rodrigues Carvalho, Jeronimo Castrillon, Lizhong Chen, Nicolas ...

    2020

  54. [63]

    Tap: Reducing the energy of asymmetric hybrid last-level cache via thrashing aware placement and migration

    Jing-Yuan Luo, Hsiang-Yun Cheng, Ing-Chao Lin, and Da-Wei Chang. Tap: Reducing the energy of asymmetric hybrid last-level cache via thrashing aware placement and migration. IEEE Transactions on Computers , 68(12):1704–1719, 2019

    2019

  55. [64]

    J. D. McCalpin. Memory bandwidth and machine balance in current high performance computers. IEEE Technical Committee on Computer Architecture (TCCA) Newsletter, Dec 1995

    1995

  56. [65]

    Computing in-memory, revisited

    Dejan Milojicic, Kirk Bresniker, Gary Campbell, Paolo Faraboschi, John Paul Strachan, and Stan Williams. Computing in-memory, revisited. In 2018 IEEE 38th International Conference on Distributed Computing Systems (ICDCS) , pages 1300–1309. IEEE, 2018

    2018

  57. [66]

    Kukner, G

    Sharli Mishra, Bas Vermeersch, Sankatali Venkateswarlu, H. Kukner, G. Mirabelli, F. Bufler, M. Brunion, Dawit Abdi, Herman Oprins, D. Biswas, O. Zografos, F. Catthoor, P. Weckx, G. Hellings, J. Myers, and J. Ryckaert. Thermal considerations for block-level ppa assessment in an...

    2024

  58. [67]

    Vetter, and Dong Li

    Sparsh Mittal, Jeffrey S. Vetter, and Dong Li. Writesmoothing: Improving lifetime of non-volatile caches using intra-set wear-leveling. In Proceedings of the 24th Edition of the Great Lakes Symposium on VLSI , GLSVLSI ’14, page 139–144, New York, NY, USA, 2014. Association for...

    2014

  59. [68]

    Matrix computation on distributed memory multiprocessors

    Cleve Moler. Matrix computation on distributed memory multiprocessors. Hypercube Multiprocessors, 86(181-195):31, 1986

    1986

  60. [69]

    Pimulator: a fast and flexible processing-in-memory emulation platform

    Sergiu Mosanu, Mohammad Nazmus Sakib, Tommy Tracy, Ersin Cukurtas, Alif Ahmed, Preslav Ivanov, Samira Khan, Kevin Skadron, and Mircea Stan. Pimulator: a fast and flexible processing-in-memory emulation platform. In 2022 Design, Automation & Test in Europe Conference & Exhibiti...

    2022

  61. [70]

    Processing data where it makes sense: Enabling in-memory computation

    Onur Mutlu, Saugata Ghose, Juan Gómez-Luna, and Rachata Ausavarungnirun. Processing data where it makes sense: Enabling in-memory computation. Microprocessors and Microsystems, 67:28–41, 2019

    2019

  62. [71]

    A modern primer on processing in memory

    Onur Mutlu, Saugata Ghose, Juan Gómez-Luna, and Rachata Ausavarungnirun. A modern primer on processing in memory. In Emerging computing: from devices to systems: looking beyond Moore and Von Neumann , pages 171–243. Springer, 2022

    2022

  63. [72]

    Hmc 30g vsr specification

    Nuvation Engineering. Hmc 30g vsr specification. Nuvation Engineering, 2024. Accessed: 2024-10-17

    2024

  64. [73]

    Wear-leveling aware page management for non-volatile main memory on embedded systems

    Chen Pan, Shouzhen Gu, Mimi Xie, Yongpan Liu, Chun Jason Xue, and Jingtong Hu. Wear-leveling aware page management for non-volatile main memory on embedded systems. volume 2, pages 129–142, 2016

    2016

  65. [74]

    Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms

    Dhinakaran Pandiyan and Carole-Jean Wu. Quantifying the energy cost of data movement for emerging smart phone workloads on mobile platforms. In 2014 IEEE International Symposium on Workload Characterization (IISWC) , pages 171–180. IEEE, 2014

    2014

  66. [75]

    Nvmexplorer: A framework for cross-stack comparisons of embedded non-volatile memories

    Lillian Pentecost, Alexander Hankin, Marco Donato, Mark Hempstead, Gu-Yeon Wei, and David Brooks. Nvmexplorer: A framework for cross-stack comparisons of embedded non-volatile memories. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA) , pag...

    2022

  67. [76]

    Philofsky

    E.M. Philofsky. Fram-the ultimate memory. In Proceedings of Nonvolatile Memory Technology Conference , pages 99–104, 1996

    1996

  68. [77]

    NVMain 2.0: A user-friendly memory simulator to model (non-)volatile memory systems

    Matthew Poremba, Tao Zhang, and Yuan Xie. NVMain 2.0: A user-friendly memory simulator to model (non-)volatile memory systems. IEEE Computer Architecture Letters, 14(2):140–143, 2015

    2015

  69. [78]

    Khan, Robert M

    Kartik Prabhu, Albert Gural, Zainab F. Khan, Robert M. Radway, Massimo Giordano, Kalhan Koul, Rohan Doshi, John W. Kustin, Timothy Liu, Gregorio B. Lopes, Victor Turbiner, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Guénolé Lallement, Boris Murmann, Subhasish Mitra, and Priyank...

    2022

  70. [79]

    Qureshi, Michele M

    Moinuddin K. Qureshi, Michele M. Franceschini, and Luis A. Lastras-Montaño. Improving read performance of phase change memories via write cancellation and write pausing. In HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture , pages 1...

    2010

  71. [80]

    Carlisle, John H

    Anne Rogers, Martin C. Carlisle, John H. Reppy, and Laurie J. Hendren. Supporting dynamic data structures on distributed-memory machines. ACM Trans. Program. Lang. Syst., 17(2):233–263, mar 1995

    1995

  72. [81]

    Santos, Bruno E

    Paulo C. Santos, Bruno E. Forlin, and Luigi Carro. Sim2pim: A fast method for simulating host independent & pim agnostic designs. In 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE) , pages 226–231, 2021. Manuscript submitted to ACM 22 Y. Chen et al

    2021

  73. [82]

    Dam: Deadblock aware migration techniques for stt-ram-based hybrid caches

    Arindam Sarkar, Newton Singh, Varun Venkitaraman, and Virendra Singh. Dam: Deadblock aware migration techniques for stt-ram-based hybrid caches. IEEE Computer Architecture Letters, 20(1):62–4, 2021

    2021

  74. [83]

    Rowclone: Fast and energy-efficient in-dram bulk data copy and initialization

    Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Phillip B Gibbons, Michael A Kozuch, et al. Rowclone: Fast and energy-efficient in-dram bulk data copy and initialization. In Proceedings of the 46th Ann...

    2013

  75. [84]

    Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology

    Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A Kozuch, Onur Mutlu, Phillip B Gibbons, and Todd C Mowry. Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology. In Proceedings of the 50th A...

    2017

  76. [86]

    Image processing and mathematical morphology: fundamentals and applications

    Frank Y Shih. Image processing and mathematical morphology: fundamentals and applications . CRC press, 2017

    2017

  77. [87]

    Integrated Devices for Artificial Intelligence and VLSI

    Mandeep Singh, Tarun Chaudhary, Balwinder Raj, Suman Tripathi, and k.srinavso Rao. Integrated Devices for Artificial Intelligence and VLSI . 09 2024

    2024

  78. [88]

    In-memory mirroring: Cloning without reading

    Simranjeet Singh, Ankit Bende, Chandan Kumar Jha, Vikas Rana, Rolf Drechsler, Sachin Patkar, and Farhad Merchant. In-memory mirroring: Cloning without reading. arXiv preprint arXiv:2407.02921, 2024

    2024 arXiv

  79. [89]

    Srimani, A

    T. Srimani, A. Bechdolt, S. Choi, C. Gilardi, A. Kasperovich, S. Li, Q. Lin, M. Malakoutian, P. McEwen, R.M. Radway, D. Rich, A.C. Yu, S. Fuller, S. Achour, S. Chowdhury, H.-S. P. Wong, M. Shulaker, and S. Mitra. N3xt 3d technology foundations and their lab-to-fab: Omni 3d log...

    2023

  80. [91]

    Using bitmap index for joint queries on structured and text data

    Kurt Stockinger, John Cieslewicz, Kesheng Wu, Doron Rotem, and Arie Shoshani. Using bitmap index for joint queries on structured and text data. In New Trends in Data Warehousing and Data Analysis , pages 1–23. Springer, 2008

    2008

  81. [92]

    A novel architecture of the 3d stacked mram l2 cache for cmps

    Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen. A novel architecture of the 3d stacked mram l2 cache for cmps. In 2009 IEEE 15th International Symposium on High Performance Computer Architecture , pages 239–249, 2009

    2009

  82. [93]

    von Neumann

    J. von Neumann. First draft of a report on the edvac. IEEE Annals of the History of Computing , 15(4):27–75, 1993

    1993

  83. [94]

    Hybrid cache design under varying power supply stability - a comparative study

    Nils Wilbert, Stefan Wildermann, and Jürgen Teich. Hybrid cache design under varying power supply stability - a comparative study. In Proceedings of the 10th International Symposium on Memory Systems , MEMSYS ´24. Association for Computing Machinery, 2024

    2024

  84. [95]

    To keep or not to keep - the volatility of replacement policy metadata in hybrid caches

    Nils Wilbert, Stefan Wildermann, and Jürgen Teich. To keep or not to keep - the volatility of replacement policy metadata in hybrid caches. In Proceedings of the 2nd Workshop on Disruptive Memory Systems , DIMES ’24, page 17–24, New York, NY, USA, 2024. Association for Computi...

    2024

  85. [96]

    Effective stack wear leveling for nvm

    Jifeng Wu, Wei Li, Libing Wu, Mengting Yuan, Chun Jason Xue, Jingling Xue, and Qingan Li. Effective stack wear leveling for nvm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , pages 1–1, 2023

    2023

  86. [97]

    Takeuchi, Xinyu Bao, H-S Wong, and Eric Pop

    Xiangjin Wu, Asir Intisar Khan, Hengyuan Lee, Chen-Feng Hsu, Huairuo Zhang, Heshan Yu, Neel Roy, Albert Davydov, I. Takeuchi, Xinyu Bao, H-S Wong, and Eric Pop. Novel nanocomposite-superlattices for low energy and high stability nanoscale phase- change memory. Nature Communica...

    2024

  87. [98]

    Power and performance of read-write aware hybrid caches with non-volatile memories

    Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, and Yuan Xie. Power and performance of read-write aware hybrid caches with non-volatile memories. In 2009 Design, Automation & Test in Europe Conference & Exhibition , pages 737–742, 2009

    2009

  88. [101]

    Shifted Hamming distance: a fast and accurate SIMD-friendly filter to accelerate alignment verification in read mapping

    Hongyi Xin, John Greth, John Emmons, Gennady Pekhimenko, Carl Kingsford, Can Alkan, and Onur Mutlu. Shifted Hamming distance: a fast and accurate SIMD-friendly filter to accelerate alignment verification in read mapping. Bioinformatics, 31(10):1553–1560, 01 2015

    2015

  89. [102]

    Pimsim: A flexible and detailed processing-in-memory simulator

    Sheng Xu, Xiaoming Chen, Ying Wang, Yinhe Han, Xuehai Qian, and Xiaowei Li. Pimsim: A flexible and detailed processing-in-memory simulator. IEEE Computer Architecture Letters, 18(1):6–9, 2019

    2019

  90. [103]

    A low power phase-change random access memory using a data-comparison write scheme

    Byung-Do Yang, Jae-Eun Lee, Jang-Su Kim, Junghyun Cho, Seung-Yun Lee, and Byoung-Gon Yu. A low power phase-change random access memory using a data-comparison write scheme. In 2007 IEEE International Symposium on Circuits and Systems (ISCAS) , pages 3014–3017, 2007

    2007

  91. [104]

    Remote Window

    Chao Yu, Sihang Liu, and Samira Khan. Multipim: A detailed and configurable multi-stack processing-in-memory simulator. IEEE Computer Architecture Letters, 20(1):54–57, 2021. APPENDICES Toolchain Setup In this appendix, we describe how to set up the toolchain described in this...

    2021

Pith tools

Reviewed August 7, 2026 · model on record in the stance chip above.