Pith. sign in

REVIEW 1 cited by

Implementation of Field Programmable Gate Arrays (FPGAs) in Extremely Cold Environments for Space and Cryogenic Computing Applications

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2504.13305 v1 pith:WEVNAMEB submitted 2025-04-17 eess.SY cs.SY

classification eess.SYcs.SY
keywords extremelyfpgasarrayscolddesignenvironmentsfieldgate
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

The operation of CMOS Field Programmable Gate Arrays (FPGAs) at extremely cold environments as low as 4 K is demonstrated. Various FPGA and periphery hardware design techniques spanning from HDL design to improvements of peripheral circuitry such as discrete voltage regulators are displayed, and their respective performances are reported. While general operating conditions for voltage regulators are widened, FPGAs see a broader temperature range with improved jitter performance, reduced LUT delays, and enhanced transceiver performance at extremely low temperatures.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. Stream Decoding with Confidence Scores at Room and Cryogenic Temperatures

    quant-ph 2026-08 conditional novelty 5.0 of 10

    A streaming surface-code decoder called Snowflake runs on commercial FPGAs with sub-microsecond simulated throughput up to distance 21, validated in hardware up to distance 9 at room and cryogenic temperatures.

Pith tools