Pith. sign in

REVIEW 4 major objections 5 minor 61 references

Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit

T0 review · 4 major / 5 minor · reviewed 2026-08-07 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗

Pith's one-line read One Chua's circuit yields all logic gates and a memory latch

desk verdict Plausible incremental experimental result with overclaimed benchmarks and a thresholding protocol that is under-specified. read the letter →

arxiv 2505.23303 v1 pith:YVDTIIFQ submitted 2025-05-29 nlin.CD

Ashokkumar P , Sathish Aravindh M , Venkatesan A , Lakshmanan M This is my paper
classification nlin.CD
keywords Chua'scircuitSC-CNNlogicgatesattractorhoppingSRflip-flopreconfigurablelogicalstochasticresonancenoisetolerance
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

This paper reports that a single inductorless form of Chua's circuit, built as three state-controlled cellular neural network (SC-CNN) cells, can perform every standard two-input Boolean operation—OR/NOR, AND/NAND, and XOR/XNOR—when driven only by low-amplitude square-wave logic inputs and a dc bias. The logic function is not fixed by wiring but is selected by the bias value and read from which segment of the circuit's three-segment piecewise-linear characteristic the attractor occupies. The same circuit is shown experimentally to form three-input gates and both active-low and active-high SR flip-flops, and to keep its logic behavior over an optimal range of added noise. If the claim holds, a passive, reconfigurable nonlinear circuit could complement or replace static logic gates in some digital applications.

What carries the argument

The load-bearing object is the three-segment piecewise-linear characteristic of Chua's circuit, realized through OP-AMP saturation in three coupled SC-CNN cells whose capacitor voltages are $v_1$, $v_2$, and $v_3$. Depending on the three-level sum of the inputs and on the bias, the attractor occupies the negative segment ($v_1 < -2.8$ V), the middle segment ($-2.8$ V $\le v_1 \le +2.8$ V), or the positive segment ($v_1 > +2.8$ V). A comparator with a 1 V transition converts segment occupancy into static logic levels, and the sign of the bias chooses whether the decoded gates are NOR/NAND/XNOR in $v_1$ and $v_2$ with complements in $v_3$. The middle segment is what makes XOR/XNOR possible, since those gates require a distinct response for the mixed input states $(0,1)/(1,0)$.

What would settle it

Feed the four input pairs (0,0), (0,1), (1,0), and (1,1) repeatedly with fixed bias and fixed comparator thresholds, and record which segment $v_1$ occupies for each pair. If the observed assignment does not match the claimed truth table in every run—for instance, if (0,1) and (1,0) fall into different segments—or if the thresholds must be adjusted per input pair to recover the gate, then the gate is an artifact of the readout rather than an intrinsic circuit property.

Watch

Extended reading notes

Core claim

The paper's central claim is that feeding two aperiodic square-wave inputs, each ±500 mV, together with a bias $E$ into cell-2 of the SC-CNN Chua's circuit makes the circuit's attractor hop among the three segments of the piecewise-linear characteristic, and that decoding the capacitor voltages with fixed thresholds yields all six Boolean gates. With positive bias the circuit gives NOR through $v_1$ and $v_2$ and OR through $v_3$; with negative bias it gives NAND and AND; with zero bias it gives XNOR and XOR. The same mechanism, with the output defined by whether $v_1$ (or $v_3$) lies above, below, or between fixed voltage levels, also produces three-input OR/AND/XOR gates and both active-low and active-high SR flip-flops. These operations are reported from experimental measurements rather than from simulation alone.

Load-bearing premise

The logic functions exist only if the same fixed voltage thresholds (about ±2.8 V for $v_1$ and a 1 V comparator reference) separate the three logic states reliably across all four input combinations without retuning the bias or the sensitivity knob.

Editorial extensions

If this is right

  • One physical circuit can switch between gate families by changing the bias $E$ instead of rewiring the hardware.
  • XOR/XNOR, which conventional bistable logical-stochastic-resonance schemes cannot produce, become available because the middle segment encodes the mixed input states.
  • Three-input OR/AND/XOR gates appear in the same circuit without parameter changes, suggesting that parallel logic operations can run across the three cells.
  • Active-low and active-high SR flip-flops arise from complementary voltage variables, so the same circuit can store a bit as well as compute gates.
  • The gates remain reliable over an optimal window of added noise (roughly $D = 1.8$ to $2.7$ V), so the scheme tolerates environmental fluctuations.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • The same attractor-hopping logic should be reproducible in any three-segment piecewise-linear circuit, not only Chua's; testing a different PWL system with the same threshold-decoding scheme would show whether the mechanism is generic.
  • Because the truth table is defined by the detector thresholds, an error-counting study across many input cycles would separate how much of the logic comes from the circuit dynamics and how much from the comparator.
  • The millisecond-scale switching time quoted in the paper suggests the practical niche is low-power reconfigurable or analog-embedded logic rather than high-speed digital; a direct measurement of gate delay as a function of input transition rate would test that boundary.
  • Multi-input and memory behavior in one circuit suggests a path to cellular-array computing, where coupled SC-CNN cells could route logic across a grid rather than through fixed interconnects.
Share X Bluesky LinkedIn Reddit HN

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Referee Report

4 major / 5 minor

Summary. The paper reports an experimental investigation of a State-Controlled Cellular Neural Network (SC-CNN) implementation of Chua's circuit driven by two low-amplitude square-wave logic inputs plus a constant bias, with optional additive noise. The authors claim that by hopping among the three segments of the piecewise-linear characteristic, the circuit realizes all six basic logic gates (OR/NOR, AND/NAND, XOR/XNOR) in different state variables, that complementary gates appear simultaneously in different cells, that three-input gates and both active-low and active-high SR latches are realizable, and that the logic behavior persists over an optimal window of noise intensity. The evidence consists of oscilloscope traces of the three capacitor voltages, phase-space trajectories, transitions to comparator-generated 'traditional' logic outputs, and probability curves for logic success as functions of resistance and noise.

Significance. The claimed capability—a single inductorless analog circuit producing all Boolean gates and a memory latch from low-amplitude inputs, with gate type switched by a bias voltage—would be a useful addition to the dynamical-computation literature and an extension of logical stochastic and vibrational resonance ideas to a three-segment piecewise-linear system. The paper's strengths include real hardware measurements, the use of the third segment to obtain XOR/XNOR (which is impossible in a bistable well picture), and the explicit attempt to characterize operating ranges of resistance and noise. However, the significance is conditional: the gate identities are assigned through post hoc thresholds and bias choices, and the quantitative robustness evidence appears to be drawn from numerical simulation rather than from repeated experimental trials. If the classification protocol is made a priori and verified experimentally, the result would be significant for reconfigurable analog logic.

major comments (4)
  1. [§5.1(i)] The definition of the NOR gate is internally contradictory. The text first states that for NOR the voltage variable 'resides in the negative region' for input (0,0) and 'in the positive regions' for (0,1)/(1,0) and (1,1), which is the OR mapping; two paragraphs later it states (and Fig.5 shows) that v1 is positive for (0,0) and negative for (1,1) and (0,1)/(1,0), which is the NOR mapping. Table 2 agrees only with the second description. Because the whole gate identification rests on this segment-to-logic mapping, the manuscript must state a single, consistent segmentation for NOR and verify that the assumption, the waveforms, and Table 2 agree.
  2. [§4.1 and §5.1] The logic functions are not derived from a fixed classification rule but are defined separately for each gate: XOR is defined as v1 between −2.8V and +2.8V (§4.1), XNOR as v1 outside that range (§5.1(ii)), NOR/OR uses bias E=+0.3V and NAND/AND uses E=−0.3V (§5.1(i)), and the comparator reference k=1V together with the controller resistance G is tuned to gate-specific intervals (e.g., G∈0.440–0.830 kΩ for NOR/OR and G∈0.365–0.655 kΩ for XOR/XNOR, §5.1). No a priori rule is given for fixing these thresholds and biases, and no experimental bit-error rates or run-to-run statistics are reported for the fixed-threshold classification. As written, the truth tables are enforced by the post hoc choice of the classification rule, so the claim that the circuit intrinsically implements Boolean functions is not yet established; the thresholds should be fixed in advance (ideally identified with the breakpoints of the piecewise-linear characteristic) and their stability quantified.
  3. [§5.1(ii), §7, Figs.11 and 20] The only quantitative robustness results, P(logic) versus R4/R14/R20 and versus noise strength D, are stated to come from numerical simulation ('Our numerical simulation, P(logic) for the circuit (2), is obtained by sampling 1000 runs of the given input set and this process is repeated for 500 such sets'). The experimental evidence consists of single oscilloscope traces without error bars, trial counts, or a demonstration that the same threshold and bias settings work across repeated trials for all four input sets. The paper should either report equivalent statistics from the hardware or clearly delimit the experimental claim to the representative waveforms.
  4. [§7] The passage beginning 'The absence of tolerance analysis can lead to unpredictable behaviors...' announces an investigation of sensitivity to component variations, deviations in logic gate behavior, and mitigation techniques, but no such tolerance analysis follows; the subsequent paragraphs discuss noise waveforms and a power-vs-time plot, not component tolerances. The manuscript itself thus flags a gap that remains unfilled. The promised analysis should be provided, or the passage and the associated robustness claims should be removed or qualified.
minor comments (5)
  1. [Throughout] The manuscript has numerous typographical errors, including 'T able' in table headings, 'dependending' in Tables 3, 4 and 6, 'propose' for 'purpose' in §5.1(ii), 'any on of the logic inputs' in §6.2, and 'T ektronix' in §3; a thorough proofread is needed.
  2. [§2 and §3] Equation references are inconsistent: §2 refers to 'Eq.(2)' when discussing the SC-CNN state equations, but Eq.(2) is the piecewise-linear function h(x); the state equations are Eqs.(3)-(4). This also affects §3, which cites 'Eq.(2)' for the circuit realization.
  3. [Fig.8 caption] The caption of Fig.8 states that panels (c) & (d) show the traditional/static responses, but the correct panels are (c) and (f); the caption also repeats the text of the Fig.6 caption with an erroneous panel reference.
  4. [Table 8] Table 8 reports quantitative benchmarks (propagation delay ∼2.1 ns, power ∼25 µW, noise margin ±120 mV, area 1.8× relative to CMOS) without any measurement methodology, data, or citation; these numbers should be justified or removed.
  5. [§6.3] In §6.3, the SR flip-flop uses I = I1 − I2 rather than the I = I1 + I2 used elsewhere; the text explains this, but the change of encoding should be stated more prominently to avoid confusion.

Circularity Check

2 steps flagged · score 6.0 of 10

Logic gates are defined by the same three-segment threshold partition used to demonstrate them, and the static outputs are obtained by tuning the comparator threshold per gate; the truth tables are enforced by the decoder rather than predicted by the circuit.

  1. self definitional [Sec. 4.1, Table 2, Sec. 5.1(ii)]
    "To construct XOR, we set the output to logical ’1’ if the voltage variable v1 is between −2.8V ≤ v1 ≤ +2.8V , and the output to logic ’0’ if the voltage variable v1 is either totally negative or fully positive outside the aforementioned range. ... The experimental realization of such a strategy, extended to the realization of all the logic gates is given in Table 2."

    Table 2 fixes the segment assignment: negative v1 for (0,0), middle v1 for (0,1)/(1,0), positive v1 for (1,1), and then each gate row is exactly a Boolean function of which segments are called 1. XOR/XNOR is the choice to call the middle segment 1/0. The Boolean operation is therefore inserted via the measurement threshold: the circuit contributes a three-region waveform, and the six truth tables are generated by relabeling those regions. The claim that the circuit produces all logic gates thus reduces by construction to the definition of output logic in terms of v1 segments; no independent fixed-threshold prediction of all six tables is supplied.

  2. fitted input called prediction [Sec. 5.1(i)-(ii), Figs. 6, 8, 10]
    "Figs.6(c)/6(f) and 8(c)/8(f) represent the traditional/static logical outputs ‘Q’ for NOR/OR and NAND/AND logic gates from tuning the logic gate controller (G), G ∈ 0.440 KΩ - 0.830 KΩ (see Fig.2(c)). ... Using the detector circuit (see Fig.2(c)), we implemented the traditional/static XOR and XNOR logic gates by tuning the logic gate controller (G), G ∈ 0.365 KΩ - 0.655 KΩ."

    The traditional/static Q outputs are produced by an LM311 comparator whose threshold is set by the variable resistor G, with a 1 V reference. The paper reports different tuned G intervals for different gate pairs and says one can realize the desired logic gates by gradually tuning G. Because the threshold determines which voltage regions are high/low, each six-entry truth table can be enforced by choosing G appropriately. No fixed-threshold bit-error rate, pre-registered threshold, or run-to-run threshold statistics are reported, so the Q gate demonstrations are fitted detector outputs rather than predictions of the circuit dynamics.

full rationale

The paper does contain a real physical observation: with two ±500 mV square inputs, the SC-CNN Chua circuit's v1/v2/v3 waveforms occupy three distinguishable voltage regions, and the traces in Figs. 4–10 show plausible attractor hopping. That part is not circular. The circularity is confined to the logic-state encoding. Table 2 is titled 'Definition of all the logic gates' and assigns every gate row to the same pre-assumed three-segment partition; Sec. 4.1 defines XOR's logical 1 as v1 between −2.8V and +2.8V. Once the threshold partition is chosen, each of the six gates is just a choice of which segments are declared 1, so the gate identity is imposed by the detector definition rather than derived from the differential equations. The comparator step makes this explicit: G is tuned separately for NOR/OR and XOR/XNOR, with different resistance intervals, so the static Q truth tables are fitted by the threshold control. A fixed, pre-registered threshold with reported classification accuracy would have made the demonstration non-circular; instead the paper reports tuned G intervals and computes P(logic) with 'the desired logic output' already selected. Additionally, Sec. 5.1(i) contains an internal contradiction: the stated NOR assumption (negative region for (0,0), positive otherwise) is the reverse of the immediately following experimental description (negative region for (1,1)/(0,1)/(1,0), positive for (0,0)), which reinforces the post-hoc labeling concern. This is an inconsistency rather than an equation-level reduction, so it is not counted as a separate circular step. No load-bearing self-citation or uniqueness claim was found; the self-citation [39] supports context but not the present gate identifications. Overall, the attractor-hopping evidence is genuine, but the central claim that the circuit realizes all Boolean logic elements is partially circular because the logic functions are defined and thresholded into existence.

Assumptions & free parameters 6 free parameters · 5 assumptions · 0 invented entities

The central claim rests on standard circuit models plus several paper-specific choices: bias polarity, threshold voltages, input amplitudes, and comparator settings. These choices are not derived from the dynamics but are selected to make each target truth table appear, which is the main source of circularity in the 'realization' claim.

free parameters (6)
  • Bias voltage E = +0.3V, -0.3V, 0V (two-input); +0.4V, -0.4V (three-input)
    Bias polarity selects the gate type (NOR vs NAND vs XNOR, etc.). It is chosen to produce the target logic behavior rather than derived from the dynamics.
  • Threshold voltages ±2.8V = +/-2.8V for v1 segment classification
    Used to define logic output regions; chosen based on observed trajectories so that the truth table matches the desired gate.
  • Input amplitudes I1, I2 = +/-500mV (two-input), +/-600mV (three-input)
    Described as low-amplitude signals; values are selected to produce the desired hopping, not derived from a quantitative criterion.
  • Comparator transition voltage k = 1V
    Set in the detector circuit to yield static logic outputs; no tuning procedure or sensitivity analysis is given.
  • Logic gate controller resistance G = Ranges such as 0.440-0.830 kOhm for NOR/OR
    Tuned by experimenter to obtain correct static logic outputs; the paper reports ranges but not a systematic mapping.
  • Noise strength D optimal window = 1.8V < D < 2.7V for OR gate
    The noise window where logic behavior appears is selected from the simulation/experiment; outside this window the gate fails.
assumptions (5)
  • domain assumption Chua's circuit equations (1) with piecewise-linear h(x) correctly model the physical circuit.
    Invoked in Section 2 as the starting model; standard in the nonlinear dynamics literature but not derived here.
  • standard math The SC-CNN equations (3)-(4) with the stated coefficient choices reduce exactly to Chua's circuit equations.
    Algebraic identification presented in Section 2, following Arena et al.; treated as established.
  • domain assumption Logic inputs, bias, and noise add linearly as g(t) = I1 + I2 + E + D eta(t).
    Assumed in Section 2 and used throughout; no justification that the circuit behaves linearly in these injection terms.
  • ad hoc to paper Voltage variables can be classified into three logic states by fixed thresholds (+/-2.8V).
    The thresholds are introduced in Section 4.1 and Table 2 specifically to partition observed trajectories into logic outputs; this is a paper-specific choice.
  • domain assumption Comparator with reference k=1V converts analog outputs to static logic levels.
    Described in Section 3; standard comparator behavior, but the specific reference value is chosen by the authors.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit." pith.science (2026). https://pith.science/paper/YVDTIIFQ

@misc{pith2026250523303,
  author       = {Pith},
  title        = {Pith review of: Experimental realization of all logic elements and memory latch in SC-CNN Chua's circuit},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/YVDTIIFQ}},
  note         = {Machine review of arXiv:2505.23303}
}
read the original abstract

The Chua's circuit is examined using a State Controlled-Cellular Neural Network (SC-CNN) framework with two logical square wave input signals. We illustrate, in particular, that this nonlinear circuit can generate all the basic logic operations, including OR/NOR, AND/NAND, and XOR/XNOR gates, by making use of the hopping of attractors which this circuit produces in different phase space regimes. Further, it is shown that besides two-inputs, the circuit emulates multi-input logic elements. Moreover, all these logic elements are effectively functioning for a tolerable limit of noise intensity. These observations are experimentally realized. Thus our investigation sheds new light in the field of digital technology where the existing static logic gates may be replaced or complemented by this kind of dynamical nonlinear circuits.

Discussion (0). Sign in to comment.

Reference graph

Works this paper leans on

61 extracted references · 61 canonical work pages

  1. [1]

    Prentice-Hall of India, India (2003)

    Mano, M.M.: Computer System Architecture. Prentice-Hall of India, India (2003)

    work page 2003

  2. [2]

    Hopfield, J.J.: Neural networks and physical systems with emergent collective computational abilities. Proc. Natl. Acad. Sci. 79(8), 2554–2558 (1982)

    work page 1982

  3. [3]

    Sinha, S., Ditto, W.L.: Dynamics based computation. Phys. Rev. Lett. 81(10), 2156 (1998)

    work page 1998

  4. [4]

    Sinha, S., Ditto, W.L.: Computing with distributed chaos. Phys. Rev. E 60(1), 363 (1999)

    work page 1999

  5. [5]

    Prusha, B.S., Lindner, J.F.: Nonlinearity and computation: Implementing logic as a nonlinear dynamical system. Phys. Lett. A 263(1), 105–111 (1999)

    work page 1999

  6. [6]

    Murali, K., Rajamohamed, I., Sinha, S., Ditto, W.L., Bulsara, A.R.: Realization of reliable and flexible logic gates using noisy nonlinear circuits. Appl. Phys. Lett. 95(19), 194102 (2009)

    work page 2009

  7. [7]

    Murali, K., Sinha, S., Ditto, W.L., Bulsara, A.R.: Reliable logic circuit elements that exploit nonlinearity in the presence of a noise floor. Phys. Rev. Lett.102(10), 104101 (2009)

    work page 2009

  8. [8]

    EPL (Europhysics Letters) 86(6), 60003 (2009)

    Sinha, S., Cruz, J., Buhse, T., Parmananda, P.: Exploiting the effect of noise on a chemical system to obtain logic gates. EPL (Europhysics Letters) 86(6), 60003 (2009)

    work page 2009

Show all 61 references
  1. [9]

    Bulsara, A.R., Dari, A., Ditto, W.L., Murali, K., Sinha, S.: Logical stochastic resonance. J. Chem. Phys 375(2-3), 424–434 (2010)

    2010

  2. [10]

    Nano Lett

    Guerra, D.N., Bulsara, A.R., Ditto, W.L., Sinha, S., Murali, K., Mohanty, P.: A noise-assisted reprogrammable nanomechanical logic gate. Nano Lett. 10(4), 1168–1171 (2010)

    2010

  3. [11]

    Worschech, L., Hartmann, F., Kim, T., H¨ ofling, S., Kamp, M., Forchel, A., Ahopelto, J., Neri, I., Dari, A., Gammaitoni, L.: Universal and reconfigurable logic gates in a compact three-terminal resonant tunneling diode. Appl. Phys. Lett. 96(4), 042112 (2010)

    2010

  4. [12]

    Zamora Munt, J., Masoller, C.: Numerical implementation of a VCSEL-based stochastic logic gate via polarization bistability. Opt. Express 18(16), 16418– 16429 (2010)

    2010

  5. [13]

    Zhang, L., Song, A., He, J.: Effect of colored noise on logical stochastic resonance in bistable dynamics. Phys. Rev. E 82(5), 051106 (2010)

    2010

  6. [14]

    Singh, K.P., Sinha, S.: Enhancement of logical responses by noise in a bistable 34 optical system. Phys. Rev. E 83(4), 046219 (2011)

    2011

  7. [15]

    Europhys

    Dari, A., Kia, B., Bulsara, A.R., Ditto, W.: Creating morphable logic gates using logical stochastic resonance in an engineered gene network. Europhys. Lett.93(1), 18001 (2011)

    2011

  8. [16]

    Dari, A., Kia, B., Wang, X., Bulsara, A.R., Ditto, W.: Noise-aided computation within a synthetic gene network through morphable and robust logic gates. Phys. Rev. E 83(4), 041909 (2011)

    2011

  9. [17]

    Storni, R., Ando, H., Aihara, K., Murali, K., Sinha, S.: Manipulating potential wells in logical stochastic resonance to obtain XOR logic. Phys. Lett. A 376(8-9), 930–937 (2012)

    2012

  10. [18]

    Proceedings of the IEEE 103(11), 1958–1969 (2015)

    Roychowdhury, J.: Boolean computation using self-sustaining nonlinear oscilla- tors. Proceedings of the IEEE 103(11), 1958–1969 (2015)

    2015

  11. [19]

    Kohar, V., Kia, B., Lindner, J.F., Ditto, W.L.: Implementing boolean functions in hybrid digital-analog systems. Phys. Rev. Applied 7, 044006 (2017)

    2017

  12. [20]

    Chaos 27(8), 083106 (2017)

    Venkatesh, P.R., Venkatesan, A., Lakshmanan, M.: Implementation of dynamic dual input multiple output logic gate via resonance in globally coupled Duffing oscillators. Chaos 27(8), 083106 (2017)

    2017

  13. [21]

    Chaos 27(3), 033105 (2017)

    Venkatesh, P.R., Venkatesan, A., Lakshmanan, M.: Design and implementation of dynamic logic gates and RS flip-flop using quasiperiodically driven Murali– Lakshmanan–Chua circuit. Chaos 27(3), 033105 (2017)

    2017

  14. [22]

    Chaos 27(3), 033107 (2017)

    Neves, F.S., Voit, M., Timme, M.: Noise-constrained switching times for hetero- clinic computing. Chaos 27(3), 033107 (2017)

    2017

  15. [23]

    Kia, B., Lindner, J.F., Ditto, W.L.: Nonlinear dynamics as an engine of computation. Phil. Trans. R. Soc. A 375(2088), 20160222 (2017)

    2017

  16. [24]

    PloS one 13(12), 0209037 (2018)

    Murali, K., Sinha, S., Kohar, V., Kia, B., Ditto, W.L.: Chaotic attractor hopping yields logic operations. PloS one 13(12), 0209037 (2018)

    2018

  17. [25]

    Manaoj Aravind, V., Murali, K., Sinha, S.: Coupling induced logical stochastic resonance. Phys. Lett. A 382(24), 1581–1585 (2018)

    2018

  18. [26]

    Sathish Aravindh, M., Venkatesan, A., Lakshmanan, M.: Strange nonchaotic attractors for computation. Phys. Rev. E 97(5), 052212 (2018)

    2018

  19. [27]

    Pramana 94(1), 1–14 (2020)

    Sathish Aravindh, M., Gopal, R., Venkatesan, A., Lakshmanan, M.: Realisation of parallel logic elements and memory latch in a quasiperiodically-driven simple nonlinear circuit. Pramana 94(1), 1–14 (2020)

    2020

  20. [28]

    Sinha, S., Munakata, T., Ditto, W.L.: Flexible parallel implementation of logic 35 gates using chaotic elements. Phys. Rev. E 65(3), 036216 (2002)

    2002

  21. [29]

    Chaos 18(3), 033101 (2008)

    Peng, H., Yang, Y., Li, L., Luo, H.: Harnessing piecewise-linear systems to construct dynamic logic architecture. Chaos 18(3), 033101 (2008)

    2008

  22. [30]

    Peng, H., Liu, F., Li, L., Yang, Y., Wang, X.: Dynamic logic architecture based on piecewise-linear systems. Phys. Lett. A 374(13-14), 1450–1456 (2010)

    2010

  23. [31]

    Campos-Cant´ on, I., Pecina-S´ anchez, J., Campos-Cant´ on, E., Rosu, H.C.: A sim- ple circuit with dynamic logic architecture of basic logic gates. Int. J. Bifurc. Chaos 20(08), 2547–2551 (2010)

    2010

  24. [32]

    Cafagna, D., Grassi, G.: Chaos-based sr flip–flop via chua’s circuit. Int. J. Bifur. Chaos 16(05), 1521–1526 (2006)

    2006

  25. [33]

    Circuits, Systems, and Signal Processing 31(2), 753–760 (2012)

    Campos-Cant´ on, I., Campos-Cant´ on, E., Rosu, H.C., Castellanos-Velasco, E.: SET-RESET flip-flop circuit with a simple output logic. Circuits, Systems, and Signal Processing 31(2), 753–760 (2012)

    2012

  26. [34]

    Google Patents (2017)

    Canton, E.C., Martienz, M.G., Duron, R.R.R.: Method and circuit for integrating a programmable matrix in the field of reconfigurable logic gates employing a non-lineal system and an efficient programmable rewiring. Google Patents (2017)

    2017

  27. [35]

    Campos-Cant´ on, E., Femat, R., Barajas-Ram ´ ırez, J.G., Campos-Cant´ on, I.: A multivibrator circuit based on chaos generation. Int. J. Bifurc. Chaos 22(01), 1250011 (2012)

    2012

  28. [36]

    Gupta, A., Sohane, A., Kohar, V., Murali, K., Sinha, S.: Noise-free logical stochastic resonance. Phys. Rev. E 84(5), 055201 (2011)

    2011

  29. [37]

    Kohar, V., Murali, K., Sinha, S.: Enhanced logical stochastic resonance under periodic forcing. Comm. Nonlinear Sci. Numer. Simulat. 19(8), 2866–2873 (2014)

    2014

  30. [38]

    Venkatesh, P., Venkatesan, A.: Vibrational resonance and implementation of dynamic logic gate in a piecewise-linear Murali–Lakshmanan–Chua circuit. Commun. Nonlinear Sci. Numer. Simul. 39, 271–282 (2016)

    2016

  31. [39]

    Chaos 31(6), 063119 (2021)

    Ashokkumar, P., Sathish Aravindh, M., Venkatesan, A., Lakshmanan, M.: Real- ization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit. Chaos 31(6), 063119 (2021)

    2021

  32. [40]

    IEEE Trans

    Arena, P., Baglio, S., Fortuna, L., Manganaro, G.: Chua’s circuit can be generated by CNN cells. IEEE Trans. Circuits Syst. I Regul. Pap. 42(2), 123–125 (1995)

    1995

  33. [41]

    Electron

    Arena, P., Baglio, S., Fortuna, L., Manganaro, G.: Simplified scheme for realisa- tion of chua oscillator by using SC-CNN cells. Electron. Lett. 31(21), 1794–1795 (1995) 36

    1995

  34. [42]

    Kohar, V., Sinha, S.: Noise-assisted morphing of memory and logic function. Phys. Lett. A 376(8-9), 957–962 (2012)

    2012

  35. [43]

    Springer, Switzerland (2021)

    Groote, J.F., Morel, R., Schmaltz, J., Watkins, A.: Logic Gates, Circuits, Processors, Compilers and Computers. Springer, Switzerland (2021)

    2021

  36. [44]

    Proceedings of the IEEE 90(5), 691–710 (2002)

    Abel, A., Schwarz, W.: Chaos communications-principles, schemes, and system analysis. Proceedings of the IEEE 90(5), 691–710 (2002)

    2002

  37. [45]

    Nonlinear Dyn

    Ma, J., Li, A.-B., Pu, Z.-S., Yang, L.-J., Wang, Y.-Z.: A time-varying hyperchaotic system and its realization in circuit. Nonlinear Dyn. 62, 535–541 (2010)

    2010

  38. [46]

    Liu, Z., Zhu, X., Hu, W., Jiang, F.: Principles of chaotic signal radar. Int. J. Bifurc. Chaos 17(05), 1735–1739 (2007)

    2007

  39. [47]

    Xi, F., Chen, S., Liu, Z.: Chaotic analog-to-information conversion: principle and reconstructability with parameter identifiability. Int. J. Bifurc. Chaos 23(12), 1350198 (2013)

    2013

  40. [48]

    Nonlinear Dyn

    Banerjee, T.: Single amplifier biquad based inductor-free chua’s circuit. Nonlinear Dyn. 68, 565–573 (2012)

    2012

  41. [49]

    Nonlinear Dyn

    Bao, B., Wang, N., Chen, M., Xu, Q., Wang, J.: Inductor-free simplified chua’s circuit only using two-op-amp-based realization. Nonlinear Dyn. 84, 511–525 (2016)

    2016

  42. [50]

    In: 2018 IEEE 13th Dallas Circuits and Systems Conference (DCAS), pp

    Li, S., Fahimi, B.: Inductor-free chua’s circuit employing linear voltage-controlled resistor. In: 2018 IEEE 13th Dallas Circuits and Systems Conference (DCAS), pp. 1–4 (2018). IEEE

    2018

  43. [51]

    Chaos, Solitons Fractals 18(1), 149–158 (2003)

    Radwan, A.G., Soliman, A.M., El-Sedeek, A.-L.: An inductorless CMOS realiza- tion of chua’s circuit. Chaos, Solitons Fractals 18(1), 149–158 (2003)

    2003

  44. [52]

    Kili¸ c, R.: Experimental study of CFOA-based inductorless chua’s circuit. Int. J. Bifurc. Chaos 14(04), 1369–1374 (2004)

    2004

  45. [53]

    Arena, P., Bucolo, M., Fazzino, S., Fortuna, L., Frasca, M.: The CNN paradigm: Shapes and complexity. Int. J. Bifur. Chaos 15(07), 2063–2090 (2005)

    2005

  46. [54]

    Frequenz 46(3-4), 66–80 (1992)

    Kennedy, M.P.: Robust op amp realization of chua’s circuit. Frequenz 46(3-4), 66–80 (1992)

    1992

  47. [55]

    Nonlinear Dyn

    Swathy, P., Thamilmaran, K.: An experimental study on SC-CNN based canonical chua’s circuit. Nonlinear Dyn. 71(3), 505–514 (2013)

    2013

  48. [56]

    In: 2017 10th International Confer- ence on Electrical and Electronics Engineering (ELECO), pp

    G¨ unay, E., Altun, K., ¨Unal, C.: Implementation of CSK communicating system with switched SC-CNN based chaos generator. In: 2017 10th International Confer- ence on Electrical and Electronics Engineering (ELECO), pp. 1364–1367 (2007). 37 IEEE

    2007

  49. [57]

    IEEE Trans

    Chua, L.O., Yang, L.: Cellular neural networks: Theory. IEEE Trans. Circuits Syst. 35(10), 1257–1272 (1988)

    1988

  50. [58]

    G¨ unay, E.: MLC circuit in the frame of CNN. Int. J. Bifurc. Chaos20(10), 3267– 3274 (2010)

    2010

  51. [59]

    Springer-Verlag, Berlin Heidelberg (2003)

    Lakshmanan, M., Rajasekar, S.: Nonlinear Dynamics: Integrability, Chaos and Patterns. Springer-Verlag, Berlin Heidelberg (2003)

    2003

  52. [60]

    Fortuna, L., Buscarino, A., Frasca, M., Famoso, C.: Control of Imperfect Non- linear Electromechanical Large Scale Systems: from Dynamics to Hardware Implementation vol. 91. World Scientific, Singapore (2017)

    2017

  53. [61]

    Lakshmanan, M., Murali, K.: Chaos in Nonlinear Oscillators: Controlling and Synchronization vol. 13. World scientific, Singapore (1996) 38

    1996

Pith tools

Reviewed August 7, 2026 · model on record in the stance chip above.