Advanced Strategies for Uncertainty-Guided Live Measurement Sequencing in Fast, Robust SAR ADC Linearity Testing
Pith reviewed 2026-05-17 21:32 UTC · model grok-4.3
The pith
Enhanced UGLMS with rank-1 EKF and covariance inflation reaches equal INL/DNL accuracy 8x faster for 16-bit SAR ADCs
A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.
Core claim
The central claim is that the combination of a rank-1 Extended Kalman Filter update, covariance inflation, a low-order carrier polynomial extension to the behavioral model, and trace-based termination delivers equal estimation accuracy for INL and DNL while reducing test runtime by a factor of eight for 16-bit SAR ADCs, with reconstruction completed in 36 ms according to the reported simulations.
What carries the argument
Rank-1 EKF update that substitutes vector operations for matrix inversions, paired with measurement-aligned covariance inflation inside the extended behavioral mismatch model
If this is right
- Full INL and DNL profiles become available in 36 ms for 16-bit SAR ADCs and under 70 ms for 18-bit devices in simulation.
- Real-time production testing is possible without exhaustive sweeps or offline post-processing.
- Adaptive selection driven by live model uncertainty eliminates most redundant measurements.
- The polynomial extension allows the same framework to handle additional systematic effects at modest extra runtime cost.
Where Pith is reading between the lines
- Rank-1 updates of this type could shorten convergence in other Kalman-filter-based calibration tasks such as sensor offset tracking.
- The carrier polynomial might be generalized to higher-order or spatially varying terms if layout data from the specific ADC is available.
- Trace-based stopping rules could be combined with hardware-specific timing budgets to guarantee test completion within production cycle limits.
Load-bearing premise
The behavioral mismatch model extended by a low-order carrier polynomial captures the dominant systematic nonlinearities present in actual fabricated SAR ADCs.
What would settle it
A direct hardware comparison on a fabricated 16-bit SAR ADC between the INL/DNL estimates produced by the enhanced method after 36 ms and those from a traditional full-range code-edge sweep would confirm whether the claimed accuracy is achieved in silicon.
Figures
read the original abstract
This paper builds on our Uncertainty-Guided Live Measurement Sequencing (UGLMS) method. UGLMS is a closed-loop test strategy that adaptively selects SAR ADC code edges based on model uncertainty and refines a behavioral mismatch model in real time via an Extended Kalman Filter (EKF), eliminating full-range sweeps and offline post-processing. We introduce an enhanced UGLMS that delivers significantly faster test runtimes while maintaining estimation accuracy. First, a rank-1 EKF update replaces costly matrix inversions with efficient vector operations, and a measurement-aligned covariance-inflation strategy accelerates convergence under unexpected innovations. Second, we extend the static mismatch model with a low-order carrier polynomial to capture systematic nonlinearities beyond pure capacitor mismatch. Third, a trace-based termination adapts test length to convergence, preventing premature stops and redundant iterations. Simulations show the enhanced UGLMS reconstructs full Integral- and Differential-Non-Linearity (INL/DNL) in just 36 ms for 16-bit and under 70 ms for 18-bit ADCs (120 ms with the polynomial extension). Combining the faster convergence from covariance inflation with reduced per-iteration runtime from the rank-1 EKF update, the method reaches equal accuracy 8x faster for 16-bit ADCs. These improvements enable real-time, production-ready SAR ADC linearity testing.
Editorial analysis
A structured set of objections, weighed in public.
Referee Report
Summary. This paper extends the Uncertainty-Guided Live Measurement Sequencing (UGLMS) method for SAR ADC linearity testing. It introduces a rank-1 EKF update to replace matrix inversions with vector operations, a measurement-aligned covariance-inflation strategy to accelerate convergence, an extension of the static mismatch model with a low-order carrier polynomial to capture systematic nonlinearities, and a trace-based termination criterion. Simulations claim full INL/DNL reconstruction in 36 ms for 16-bit ADCs (under 70 ms for 18-bit, 120 ms with polynomial extension) and an overall 8x speedup to equal accuracy.
Significance. If validated beyond matched-model simulations, the work could enable practical real-time production testing of high-resolution SAR ADCs by substantially cutting test runtime while preserving accuracy. The rank-1 EKF and adaptive termination provide clear computational and efficiency gains. Credit is given for focusing on live, closed-loop refinement rather than full sweeps or offline processing.
major comments (2)
- [Abstract] Abstract: The headline claim that the method reaches equal accuracy 8x faster for 16-bit ADCs is obtained from Monte-Carlo runs in which observations are generated from the exact low-order carrier-polynomial mismatch model assumed by the estimator. When unmodeled effects (voltage-dependent capacitor coefficients, layout gradients, or temperature shifts outside the polynomial span) are present, innovation statistics change and the inflation heuristic may over- or under-correct, altering both convergence rate and final covariance trace.
- [Abstract] Abstract and Simulation Results: No quantitative INL/DNL error metrics, explicit baseline comparisons, or details mapping simulation conditions to fabricated hardware are reported, leaving only moderate support for the stated performance gains and the assumption that the polynomial extension captures dominant systematic nonlinearities.
minor comments (1)
- [Abstract] Abstract: The parenthetical runtime figures (36 ms, under 70 ms, 120 ms) would benefit from explicit association with bit-width and polynomial use to avoid ambiguity.
Simulated Author's Rebuttal
We thank the referee for the thoughtful and constructive comments. We address each major comment below, clarifying the scope of our simulation study and indicating where revisions will strengthen the manuscript.
read point-by-point responses
-
Referee: [Abstract] Abstract: The headline claim that the method reaches equal accuracy 8x faster for 16-bit ADCs is obtained from Monte-Carlo runs in which observations are generated from the exact low-order carrier-polynomial mismatch model assumed by the estimator. When unmodeled effects (voltage-dependent capacitor coefficients, layout gradients, or temperature shifts outside the polynomial span) are present, innovation statistics change and the inflation heuristic may over- or under-correct, altering both convergence rate and final covariance trace.
Authors: We agree that the 8x speedup figure is obtained under matched-model Monte-Carlo conditions where the observations are generated from the same low-order carrier-polynomial model used by the estimator. The covariance-inflation mechanism is specifically designed to increase uncertainty (and thus exploration) when innovations exceed expected levels, but we acknowledge that large unmodeled effects could alter its effectiveness. In the revised version we will add a dedicated paragraph in the discussion section that explicitly states the matched-model assumption, describes the intended role of inflation as a heuristic for moderate mismatches, and notes that extreme deviations may require further adaptation. revision: partial
-
Referee: [Abstract] Abstract and Simulation Results: No quantitative INL/DNL error metrics, explicit baseline comparisons, or details mapping simulation conditions to fabricated hardware are reported, leaving only moderate support for the stated performance gains and the assumption that the polynomial extension captures dominant systematic nonlinearities.
Authors: The full manuscript contains INL/DNL error plots and convergence traces from the Monte-Carlo trials, yet we accept that tabulated numerical error statistics and direct comparisons to non-adaptive or alternative adaptive baselines would improve clarity. We will add a results table reporting mean and standard-deviation INL/DNL errors at termination for both the baseline UGLMS and the enhanced version, together with a comparison against a conventional full-sweep reference. For the polynomial extension we will include an additional figure showing the reduction in residual systematic error when the carrier polynomial is enabled. Because the work is a simulation study, we do not possess fabricated-hardware measurements; the simulation parameters (capacitor mismatch statistics, noise levels, and bit resolutions) are drawn from published characterizations of 16-bit and 18-bit SAR ADCs. We will make this mapping explicit in a new subsection on simulation setup. revision: yes
Circularity Check
Minor self-citation to prior UGLMS work; core enhancements remain independent
specific steps
-
self citation load bearing
[Abstract]
"This paper builds on our Uncertainty-Guided Live Measurement Sequencing (UGLMS) method. UGLMS is a closed-loop test strategy that adaptively selects SAR ADC code edges based on model uncertainty and refines a behavioral mismatch model in real time via an Extended Kalman Filter (EKF), eliminating full-range sweeps and offline post-processing."
The sentence explicitly anchors the enhanced method to the authors' prior UGLMS work. While this creates a self-citation link, the subsequent technical contributions (rank-1 update replacing matrix inversions, measurement-aligned covariance inflation, and polynomial extension) are presented with their own algorithmic derivations and are not shown to be logically entailed by the cited prior result.
full rationale
The paper opens by stating it builds on the authors' own prior UGLMS method, constituting a single self-citation. This reference is not load-bearing for the new claims: the rank-1 EKF update, covariance-inflation heuristic, low-order carrier polynomial extension, and trace-based termination are derived and justified within the present manuscript. The reported 8x speedup is obtained from Monte-Carlo simulations whose outputs are not algebraically forced by the fitted model parameters; the simulation merely exercises the estimator under its own modeling assumptions. No derivation step reduces by construction to a quantity defined solely in terms of the paper's own fitted values or prior self-citation.
Axiom & Free-Parameter Ledger
free parameters (2)
- Initial covariance and process noise parameters
- Polynomial degree and coefficients
axioms (2)
- domain assumption SAR ADC linearity errors are dominated by capacitor mismatch plus low-order systematic nonlinearities
- standard math Measurement noise is approximately Gaussian and the system is locally linearizable for EKF
Lean theorems connected to this paper
-
IndisputableMonolith/Cost/FunctionalEquation.leanwashburn_uniqueness_aczel unclear?
unclearRelation between the paper passage and the cited Recognition theorem.
rank-1 EKF update replaces costly matrix inversions with efficient vector operations, and a measurement-aligned covariance-inflation strategy accelerates convergence under unexpected innovations
-
IndisputableMonolith/Foundation/AlphaCoordinateFixation.leanalpha_pin_under_high_calibration unclear?
unclearRelation between the paper passage and the cited Recognition theorem.
extend the static mismatch model with a low-order carrier polynomial to capture systematic nonlinearities beyond pure capacitor mismatch
What do these tags mean?
- matches
- The paper's claim is directly supported by a theorem in the formal canon.
- supports
- The theorem supports part of the paper's argument, but the paper may add assumptions or extra steps.
- extends
- The paper goes beyond the formal theorem; the theorem is a base layer rather than the whole result.
- uses
- The paper appears to rely on the theorem as machinery.
- contradicts
- The paper's claim conflicts with a theorem or certificate in the canon.
- unclear
- Pith found a possible connection, but the passage is too broad, indirect, or ambiguous to say the theorem truly supports the claim.
Reference graph
Works this paper leans on
-
[1]
Adc parameters and characteristics,
S. Rapuano, P. Daponte, E. Balestrieri, L. De Vito, S. J. Tilden, S. Max, and J. Blair, “Adc parameters and characteristics,”IEEE instrumentation & measurement magazine, vol. 8, no. 5, pp. 44–54, 2005
work page 2005
-
[2]
Analysis of nonideal behaviors based on inl/dnl plots for sar adcs,
C.-P. Huang, H.-W. Ting, and S.-J. Chang, “Analysis of nonideal behaviors based on inl/dnl plots for sar adcs,”IEEE Transactions on Instrumentation and Measurement, vol. 65, no. 8, pp. 1804–1817, 2016
work page 2016
-
[3]
Linearity testing of adcs using low linearity stimulus and kalman filtering,
B. K. Vasan, R. L. Geiger, and D. J. Chen, “Linearity testing of adcs using low linearity stimulus and kalman filtering,” inProceedings of 2010 IEEE International Symposium on Circuits and Systems. IEEE, 2010, pp. 3032–3035
work page 2010
-
[4]
Adc integral non- linearity testing with low linearity monotonic signals,
B. K. Vasan, D. J. Chen, and R. L. Geiger, “Adc integral non- linearity testing with low linearity monotonic signals,” in2011 IEEE International Instrumentation and Measurement Technology Conference. IEEE, 2011, pp. 1–5
work page 2011
-
[5]
Algorithm for dramatically improved efficiency in adc linearity test,
Z. Yu and D. Chen, “Algorithm for dramatically improved efficiency in adc linearity test,” in2012 IEEE International Test Conference. IEEE, 2012, pp. 1–10
work page 2012
-
[6]
S. K. Chaganti, T. Chen, Y . Zhuang, and D. Chen, “Low-cost and accurate dac linearity test with ultrafast segmented model identification of linearity errors and removal of measurement errors (usmile-rome),” in 2018 IEEE International Instrumentation and Measurement Technology Conference (I2MTC). IEEE, 2018, pp. 1–6
work page 2018
-
[7]
Uncertainty- guided live measurement sequencing for fast sar adc linearity testing,
T. Schey, K. Karoonlatifi, M. Weyrich, and A. Morozov, “Uncertainty- guided live measurement sequencing for fast sar adc linearity testing,” inProceedings of the 2025 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE/ACM, 2025, accepted for publication
work page 2025
-
[8]
S. Goyal, A. Chatterjee, M. Atia, H. Iglehart, C. Y . Chen, B. Shenouda, N. Khouzam, and H. Haggag, “Test time reduction of successive approximation register a/d converter by selective code measurement,” inIEEE International Conference on Test, 2005.IEEE, 2005, pp. 8– 16
work page 2005
-
[9]
Evaluation of code selective histogram algorithm for adc linearity test,
Y . Zhao, K. Katoh, A. Kuwana, S. Katayama, D. Iimori, Y . Ozawa, T. Nakatani, K. Hatayama, H. Kobayashi, K. Satoet al., “Evaluation of code selective histogram algorithm for adc linearity test,” in2022 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia). IEEE, 2022, pp. 1–4
work page 2022
-
[10]
Model-based testing of high-resolution adcs,
C. Wegener and M. P. Kennedy, “Model-based testing of high-resolution adcs,” in2000 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 1. IEEE, 2000, pp. 335–338
work page 2000
-
[11]
Ultrafast stimulus error removal algorithm for adc linearity test,
T. Chen and D. Chen, “Ultrafast stimulus error removal algorithm for adc linearity test,” in2015 IEEE 33rd VLSI Test Symposium (VTS). IEEE, 2015, pp. 1–5
work page 2015
-
[12]
D. Li, Y . Zhu, L. Wang, S. Liu, and Z. Zhu, “Low-cost linearity testing of high-resolution adcs using segmentation modeling and partial polynomial fitting,” in2024 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2024, pp. 1–4
work page 2024
-
[13]
J. Fu, Z. Guan, J. Cheng, H. Xu, and J. Ke, “A stimulus identification method for high-resolution adc linearity testing using low-precision ramp signals,”IEICE Electronics Express, vol. 21, no. 19, 2024
work page 2024
-
[14]
Linearity test of analog-to-digital converters using kalman filtering,
L. Jin, D. Chen, and R. Geiger, “Linearity test of analog-to-digital converters using kalman filtering,” in2006 IEEE International Test Conference. IEEE, 2006, pp. 1–9
work page 2006
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.