← back to paper

Review history

arxiv: 2604.22314 · 3 revisions

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors

1. 2026-07-12 CONDITIONAL LOW v1.1.0-grok45 novelty 4.5
   20104 ms 6227 in 2607 out 2026-07-12T18:29:09.352297+00:00
2. 2026-07-04 UNVERDICTED LOW v1.1.0-glm novelty 4.0
   97236 ms 4780 in 2088 out 2026-07-04T18:23:30.789613+00:00
3. 2026-05-08 UNVERDICTED LOW v0.9.0 novelty 5.0
   64999 ms 5625 in 1318 out 2026-05-08T09:23:12.179877+00:00