Pith. sign in

REVIEW 2 major objections 1 minor 10 references

Real-Time FPGA-Based SiPM Detector Emulation Using a Temporally Quantized Model

T0 review · 2 major / 1 minor · reviewed 2026-07-02 · grok-4.3

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read An FPGA system converts photon event streams into real-time analog waveforms that match silicon photomultiplier detector output.

desk verdict This is a hardware description of an FPGA SiPM emulator using temporal quantization and recursive filters on SimSiPM data, but it gives no fidelity metrics or waveform comparisons. read the letter →

arxiv 2607.00841 v1 pith:3FWOQJGB submitted 2026-07-01 physics.ins-det

Stefano Carsi , Edoardo Proserpio , Andrea Abba , Francesco Caponio , Valentina Arosio This is my paper · ORCID
classification physics.ins-det
keywords siliconphotomultiplierFPGAemulationreal-timedetectorsignalshardware-in-the-looptestingtemporalquantizationrecursivesignalfiltersanalogwaveformgenerationphotoneventprocessing
verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

The paper shows how to build a hardware emulator that takes incoming photon detection events and turns them into continuous analog signals without storing or replaying fixed waveforms. Time is split into bins that match the device clock cycle, events inside each bin are summed, and a weighted average keeps timing detail inside the bin. Parallel recursive filters then build the rise and decay shape of the pulse before dual high-speed converters send the result to the analog output. This setup runs at full speed with low overhead and supports direct testing of readout electronics using live, variable inputs instead of static files. The same structure works for other detector types because the core steps stay independent of the specific sensor model.

What carries the argument

Temporally quantized model that bins photon events to clock cycles, applies weighted averaging inside each bin, and uses parallel one-pole recursive filters to shape the final waveform.

What would settle it

Feed identical photon input streams to both the emulator and a real silicon photomultiplier, then compare the digital output of the same front-end electronics to see whether the responses differ beyond measurement noise.

Watch

Extended reading notes

Core claim

The system receives simulated photon events and performs on-chip temporal quantization by dividing time into bins equal to one clock cycle. Hits inside each bin are accumulated and combined with a weighted temporal averaging scheme that keeps sub-bin precision. Signal shaping runs entirely in hardware through parallel one-pole recursive filters that produce the rise and two decay components. The shaped waveform is sent through dual 16-bit digital-to-analog converters running at 2.5 gigasamples per second, producing physically accurate detector signals in real time.

Load-bearing premise

The binning plus weighted averaging and recursive filters are assumed to keep timing and amplitude close enough to real detector output that front-end electronics respond the same way.

Editorial extensions

If this is right

  • The architecture supports hardware-in-the-loop testing of front-end electronics with live variable signals.
  • It achieves high throughput and low latency while keeping processor overhead minimal.
  • Inputs can arrive from a 10-gigabit Ethernet stream or directly from the on-chip processing system.
  • The same structure generalizes beyond silicon photomultipliers to other detector types.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

  • If the output fidelity holds under varied rates, labs could replace some physical detector setups during electronics development cycles.
  • The clock-bin approach might extend to real-time emulation tasks in other instrumentation fields where sub-cycle timing matters.
  • Direct comparison tests at extreme photon rates would show the practical limits of the averaging step.
  • The dual-converter output opens compatibility with existing high-speed analog test benches.
Share X Bluesky LinkedIn Reddit HN

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, simulated authors' rebuttal, and a circularity audit.

Referee Report

2 major / 1 minor

Summary. The manuscript presents an FPGA-based real-time emulator for SiPM detector signals. It ingests photon-level events from the SimSiPM framework (via 10 GbE or on-chip), performs clock-cycle temporal binning with weighted sub-bin averaging to preserve precision, applies parallel one-pole recursive filters to synthesize the rise plus two decay components, and drives dual 16-bit 2.5 GS/s DACs to produce analog waveforms. The central claim is that this architecture generates physically accurate detector signals in real time (rather than replaying precomputed waveforms) and provides a general framework for hardware-in-the-loop testing of front-end electronics.

Significance. A validated implementation would offer a useful capability for detector electronics testing by enabling flexible, low-latency, real-time analog signal generation without reliance on physical detectors or stored waveform libraries. The hardware description itself is a concrete contribution to the instrumentation literature, but its impact hinges on demonstrated fidelity.

major comments (2)
  1. [Abstract] Abstract: The claim that the architecture 'generates physically accurate detector signals in real time' is unsupported by any quantitative fidelity metrics. No RMS error, timing jitter, amplitude deviation, or side-by-side waveform comparisons against SimSiPM reference signals are reported to verify that the clock-cycle binning, weighted temporal averaging, and one-pole recursive filters preserve the required timing and amplitude fidelity.
  2. [FPGA pipeline / signal shaping] Architecture description (FPGA pipeline section): The assumption that the weighted temporal averaging scheme within each clock-cycle bin combined with the parallel one-pole filters 'preserves sub-bin precision' and produces signals 'indistinguishable from real SiPM output' for front-end testing is stated but not demonstrated. No error budgets, performance numbers, or validation against the high-resolution SimSiPM photon-level data are supplied, leaving the central accuracy assertion as an untested modeling assumption.
minor comments (1)
  1. The manuscript would benefit from explicit statements of the target clock frequency, filter coefficients, and DAC output scaling to allow reproduction.

Simulated Author's Rebuttal

2 responses · 0 unresolved

We thank the referee for the constructive comments highlighting the need for quantitative validation. We agree that the current manuscript lacks explicit fidelity metrics and will revise to include them, strengthening the central claims without altering the described architecture.

read point-by-point responses

  1. Referee: [Abstract] Abstract: The claim that the architecture 'generates physically accurate detector signals in real time' is unsupported by any quantitative fidelity metrics. No RMS error, timing jitter, amplitude deviation, or side-by-side waveform comparisons against SimSiPM reference signals are reported to verify that the clock-cycle binning, weighted temporal averaging, and one-pole recursive filters preserve the required timing and amplitude fidelity.

    Authors: We acknowledge that the abstract claim is not yet supported by quantitative metrics in the submitted manuscript. The revised version will add RMS error, timing jitter, amplitude deviation statistics, and direct waveform overlays comparing the FPGA output against the high-resolution SimSiPM reference signals for representative photon clusters, thereby demonstrating that the binning and filter stages preserve the required fidelity. revision: yes

  2. Referee: [FPGA pipeline / signal shaping] Architecture description (FPGA pipeline section): The assumption that the weighted temporal averaging scheme within each clock-cycle bin combined with the parallel one-pole filters 'preserves sub-bin precision' and produces signals 'indistinguishable from real SiPM output' for front-end testing is stated but not demonstrated. No error budgets, performance numbers, or validation against the high-resolution SimSiPM photon-level data are supplied, leaving the central accuracy assertion as an untested modeling assumption.

    Authors: The manuscript currently presents the weighted averaging and parallel filter implementation as a design choice but does not supply the requested error budgets or validation plots. We will add a dedicated validation subsection containing quantitative error metrics (RMS, peak timing/amplitude deviation) and example waveform comparisons against SimSiPM, together with a brief error-budget analysis of the quantization and filter stages. revision: yes

Circularity Check

0 steps flagged · score 0.0 of 10

No circularity: hardware implementation description with independent content

full rationale

The manuscript describes an FPGA pipeline for real-time SiPM signal emulation based on external SimSiPM photon-level data. It specifies temporal binning, weighted averaging, and parallel one-pole recursive filters but contains no derivations, fitted parameters, or output quantities defined in terms of the claimed results. No self-citations are load-bearing for any uniqueness theorem or ansatz. The architecture is presented as a direct translation of input events to DAC output; the accuracy claim is an engineering assertion rather than a self-referential prediction. This is a standard non-circular implementation paper.

Assumptions & free parameters 0 free parameters · 2 assumptions · 0 invented entities

The paper is an engineering implementation report. It relies on standard digital signal processing assumptions rather than new physical axioms or fitted parameters.

assumptions (2)
  • domain assumption One-pole recursive filters can accurately synthesize the rise and dual-decay components of SiPM pulses when implemented in parallel hardware.
    Invoked in the signal-shaping section of the abstract.
  • domain assumption Weighted temporal averaging within clock-cycle bins preserves sub-bin timing precision sufficiently for realistic detector emulation.
    Central to the temporal quantization step described in the abstract.

how reviews work

0 comments
Cite this review

Pith. "Pith review of Real-Time FPGA-Based SiPM Detector Emulation Using a Temporally Quantized Model." pith.science (2026). https://pith.science/paper/3FWOQJGB

@misc{pith2026260700841,
  author       = {Pith},
  title        = {Pith review of: Real-Time FPGA-Based SiPM Detector Emulation Using a Temporally Quantized Model},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/3FWOQJGB}},
  note         = {Machine review of arXiv:2607.00841}
}
read the original abstract

We present a real-time hardware implementation of a versatile detector emulator capable of reproducing realistic silicon photomultiplier signals. Our approach builds upon the open-source SimSiPM framework, originally developed to simulate the microscopic response of silicon photomultipliers, including photon detection efficiency, optical crosstalk, afterpulsing, and dark counts. SimSiPM provides idealized photon-level data with arbitrary temporal and amplitude resolution. In contrast, our emulator, built on a field-programmable gate array, translates this fine-grained simulation into physically realizable analog signals, maintaining real-time operation and finite hardware resolution. The system receives simulated photon events either via a 10-gigabit Ethernet stream or directly from the processing system of a system-on-chip, and performs on-chip temporal quantization, dividing time into bins equal to one clock cycle. All photon hits within a bin are accumulated, and their contribution is combined through a weighted temporal averaging scheme that preserves sub-bin precision. Signal shaping is executed entirely in hardware, using parallel one-pole recursive filters that synthesize the rise and the two decay components of the response. The resulting waveform is converted to analog through dual 16-bit digital-to-analog converters operating at 2.5 gigasamples per second. This architecture generates physically accurate detector signals in real time, rather than replaying precomputed waveforms. It also generalizes beyond silicon photomultipliers, providing a flexible framework for hardware-in-the-loop testing of front-end electronics. The proposed implementation demonstrates high throughput, low latency, and minimal processor overhead.

Figures

Figures reproduced from arXiv: 2607.00841 by the authors.

Figure 1
Figure 1. Functional architecture of the detector emulator. An amplitude [PITH_FULL_IMAGE:figures/full_fig_p001_1.png] view at source ↗
Figure 2
Figure 2. Ideal SiPM response of (5), shown as the sum (solid) of its rise, fast [PITH_FULL_IMAGE:figures/full_fig_p002_2.png] view at source ↗
Figure 3
Figure 3. Temporal quantization of a 20-photoelectron event. Top: individual photon hits with continuous-time timestamps as produced by the simulation. [PITH_FULL_IMAGE:figures/full_fig_p004_3.png] view at source ↗
Figures from the paper (5 more)
Figure 4
Figure 4. Figure 4: System architecture and data path. Quantized [PITH_FULL_IMAGE:figures/full_fig_p004_4.png]
Figure 6
Figure 6. Figure 6: Look-ahead transformation. The naive IIR (top) has feedback distance [PITH_FULL_IMAGE:figures/full_fig_p005_6.png]
Figure 7
Figure 7. Figure 7: Prototype board. The central heat sink covers the Zynq UltraScale+ [PITH_FULL_IMAGE:figures/full_fig_p005_7.png]
Figure 8
Figure 8. Figure 8: Single-event validation for a 20-photoelectron event. Top: full waveform. Middle: zoom on the rising edge and peak. Bottom: relative error of the [PITH_FULL_IMAGE:figures/full_fig_p006_8.png]
Figure 9
Figure 9. Figure 9: Pile-up validation. Three scintillation-like events of [PITH_FULL_IMAGE:figures/full_fig_p006_9.png]

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

10 extracted references · 10 canonical work pages

  1. [1]

    Proserpio and R

    E. Proserpio and R. Santoro, ``SimSiPM: a library for SiPM simulation,'' Como, Italy, 2021. [Online]. Available: https://github.com/EdoPro98/SimSiPM. Accessed on: June 28, 2026

    work page 2021

  2. [2]

    Proserpio and R

    E. Proserpio and R. Santoro, ``A simulation framework for SiPMs,'' 2024, arXiv:2411.16710

    work page arXiv 2024

  3. [3]

    Corsi et al., ``Modelling a silicon photomultiplier (SiPM) as a signal source for optimum front-end design,'' Nucl

    F. Corsi et al., ``Modelling a silicon photomultiplier (SiPM) as a signal source for optimum front-end design,'' Nucl. Instrum. Methods Phys. Res. A, vol. 572, no. 1, pp. 416--418, Mar. 2007

    work page 2007

  4. [4]

    Agostinelli et al., ``Geant4---a simulation toolkit,'' Nucl

    S. Agostinelli et al., ``Geant4---a simulation toolkit,'' Nucl. Instrum. Methods Phys. Res. A, vol. 506, no. 3, pp. 250--303, Jul. 2003

    work page 2003

  5. [5]

    K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York, NY, USA: Wiley, 1999, ch. 10

    work page 1999

  6. [6]

    Zynq UltraScale+ MPSoC Data Sheet: Overview, DS891, Advanced Micro Devices (Xilinx), San Jose, CA, USA, 2022

    work page 2022

  7. [7]

    LTC2000 16-Bit, 2.5\,GSPS Digital-to-Analog Converter Data Sheet, Analog Devices, Wilmington, MA, USA, 2014

    work page 2014

  8. [8]

    Vitis High-Level Synthesis User Guide, UG1399, Advanced Micro Devices (Xilinx), San Jose, CA, USA, 2023

    work page 2023

Show all 10 references
  1. [9]

    Acerbi and S

    F. Acerbi and S. Gola, ``Understanding and simulating SiPMs,'' Nucl. Instrum. Methods Phys. Res. A, vol. 926, pp. 16--35, May 2019

    2019

  2. [10]

    [Online]

    DT5800D Digital Detector Emulator, CAEN S.p.A., Viareggio, Italy. [Online]. Available: https://www.caen.it. Accessed on: June 28, 2026

    2026

Pith tools

Reviewed July 2, 2026 · model on record in the stance chip above.