pith. sign in

arxiv: 1306.3109 · v2 · pith:ASYJRL7Qnew · submitted 2013-06-13 · 💻 cs.AR

Computer Architecture with Associative Processor Replacing Last Level Cache and SIMD Accelerator

classification 💻 cs.AR
keywords architectureassociativecachecomputerdatalastlevelprocessor
0
0 comments X
read the original abstract

This study presents a novel computer architecture where a last level cache and a SIMD accelerator are replaced by an Associative Processor. Associative Processor combines data storage and data processing and provides parallel computational capabilities and data memory at the same time. An analytic performance model of the new computer architecture is introduced. Comparative analysis supported by simulation shows that this novel architecture may outperform a conventional architecture comprising a SIMD coprocessor and a shared last level cache while consuming less power.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.