Pith. sign in

REVIEW

Bringing Source-Level Debugging Frameworks to Hardware Generators

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2203.05742 v1 pith:AXAJAGFT submitted 2022-03-11 cs.AR

classification cs.AR
keywords debugginggeneratorshardwaresource-levelcodecomplexdesignersframeworks
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

High-level hardware generators have significantly increased the productivity of design engineers. They use software engineering constructs to reduce the repetition required to express complex designs and enable more composability. However, these benefits are undermined by a lack of debugging infrastructure, requiring hardware designers to debug generated, usually incomprehensible, RTL code. This paper describes a framework that connects modern software source-level debugging frameworks to RTL created from hardware generators. Our working prototype offers an Integrated Development Environment (IDE) experience for generators such as RocketChip (Chisel), allowing designers to set breakpoints in complex source code, relate RTL simulation state back to source-level variables, and do forward and backward debugging, with almost no simulation overhead (less than 5%).

Discussion (0). Continue with ORCID to comment.

Pith tools