Pith. sign in

REVIEW 1 cited by

Graph Processing on FPGAs: Taxonomy, Survey, Challenges

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1903.06697 v3 pith:CPEA3VBI submitted 2019-02-25 cs.DC cs.AR

classification cs.DCcs.AR
keywords graphfpgasprocessingchallengessurveyvariouscomputationssocial
verification ladder T0 review T1 audit T2 compute T3 formal

Signed reviews

No signed human review yet.

0 comments
read the original abstract

Graph processing has become an important part of various areas, such as machine learning, computational sciences, medical applications, social network analysis, and many others. Various graphs, for example web or social networks, may contain up to trillions of edges. The sheer size of such datasets, combined with the irregular nature of graph processing, poses unique challenges for the runtime and the consumed power. Field Programmable Gate Arrays (FPGAs) can be an energy-efficient solution to deliver specialized hardware for graph processing. This is reflected by the recent interest in developing various graph algorithms and graph processing frameworks on FPGAs. To facilitate understanding of this emerging domain, we present the first survey and taxonomy on graph computations on FPGAs. Our survey describes and categorizes existing schemes and explains key ideas. Finally, we discuss research and engineering challenges to outline the future of graph computations on FPGAs.

Discussion (0). Continue with ORCID to comment.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score. Full citation record

  1. RVANNS: Mixed-Precision Indexing and Locality-Aware Graph Traversal on RISC-V

    cs.IR 2026-08 conditional novelty 6.0 of 10

    A RISC-V vector-optimized ANNS engine combines a mixed-precision vector encoding (MPMI) with traversal-aware graph reordering (ROrder) to cut memory traffic and improve cache locality.

Pith tools