pith. sign in

arxiv: 1606.01037 · v1 · pith:DCZ25MJTnew · submitted 2016-06-03 · 💻 cs.AR

GRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator

classification 💻 cs.AR
keywords acceleratorbandwidthmemoryrisc-vclustersgrviparallelpeak
0
0 comments X
read the original abstract

GRVI is an FPGA-efficient RISC-V RV32I soft processor. Phalanx is a parallel processor and accelerator array framework. Groups of processors and accelerators form shared memory clusters. Clusters are interconnected with each other and with extreme bandwidth I/O and memory devices by a 300- bit-wide Hoplite NOC. An example Kintex UltraScale KU040 system has 400 RISC-V cores, peak throughput of 100,000 MIPS, peak shared memory bandwidth of 600 GB/s, NOC bisection bandwidth of 700 Gbps, and uses 13 W.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.