Tejas Simulator : Validation against Hardware
classification
💻 cs.AR
keywords
errorhardwareratesreportsimulatortejasarchitecturalbenchmark
read the original abstract
In this report we show results that validate the Tejas architectural simulator against native hardware. We report mean error rates of 11.45% and 18.77% for the SPEC2006 and Splash2 benchmark suites respectively. These error rates are competitive and in most cases better than the numbers reported by other contemporary simulators.
This paper has not been read by Pith yet.
discussion (0)
Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.