pith. sign in

arxiv: physics/0306169 · v1 · pith:HZYMBBT6new · submitted 2003-06-24 · ⚛️ physics.ins-det

The CDF Silicon Vertex Trigger

classification ⚛️ physics.ins-det
keywords silicontriggerboardcustomdataspeedvertexachieved
0
0 comments X
read the original abstract

The CDF experiment's Silicon Vertex Trigger is a system of 150 custom 9U VME boards that reconstructs axial tracks in the CDF silicon strip detector in a 15 microsecond pipeline. SVT's 35 micron impact parameter resolution enables CDF's Level 2 trigger to distinguish primary and secondary particles, and hence to collect large samples of hadronic bottom and charm decays. We review some of SVT's key design features. Speed is achieved with custom VLSI pattern recognition, linearized track fitting, pipelining, and parallel processing. Testing and reliability are aided by built-in logic state analysis and test-data sourcing at each board's input and output, a common inter-board data link, and a universal "Merger" board for data fan-in/fan-out. Speed and adaptability are enhanced by use of modern FPGAs.

This paper has not been read by Pith yet.

discussion (0)

Sign in with ORCID, Apple, or X to comment. Anyone can read and Pith papers without signing in.

Forward citations

Cited by 1 Pith paper

Reviewed papers in the Pith corpus that reference this work. Sorted by Pith novelty score.

  1. Towards triggerless four-dimensional detectors for High Energy Physics collider experiments

    physics.ins-det 2026-07 unverdicted novelty 2.0

    Reviews precision timing integration in LHC upgrades and discusses a possible shift to triggerless detectors enabled by timing and networking, with reflections on physics benefits.