On the Diversity of Memory and Storage Technologies

Ismail Oukid; Lucas Lersch

On the Diversity of Memory and Storage Technologies

T0 review · 0 major / 5 minor · reviewed 2026-08-14 · deepseek-v4-flash

Challenge this review Re-run · record.json Download PDF Read on arXiv ↗ Review JSON

Pith's one-line read The paper argues that the classic single storage hierarchy will split into workload-specific hierarchies, and that Storage-Class Memory used as persistent main memory will require a new programming model with system-level persistence…

desk verdict A competent educational survey of memory and storage technologies; the energy-scalability claim in Section 4 is under-supported, but the piece is honest and useful for its venue. read the letter →

arxiv 1908.07431 v1 pith:J7JPTNWU submitted 2019-08-20 cs.DB

Ismail Oukid , Lucas Lersch This is my paper · ORCID

classification cs.DB

keywords storagehierarchystorage-classmemorynon-volatilepersistentmainDRAMscalingflashSSDbyte-addressabledatabasesystems

verification ladder T0 review T1 audit T2 compute T3 formal

The pith

A machine-rendered reading of the paper's core claim, the machinery that carries it, and where it could break.

The reading

The paper argues that the familiar single storage hierarchy—CPU caches, DRAM, SSD, HDD, tape—is giving way to a segmented market in which systems will have multiple storage hierarchies of different depths, each tuned to a workload's mix of latency, bandwidth, and energy constraints. The decisive development is Storage-Class Memory (SCM): byte-addressable, non-volatile memory with latency close to DRAM and density and durability closer to flash. Because SCM can be mapped into a process address space and accessed with ordinary loads and stores, it can act as both memory and storage. The authors claim this will lift the scalability limits of DRAM in capacity and idle energy, but only if software learns to enforce ordering and durability at the system level with persistence primitives, which demands a new programming model with new failure modes. A sympathetic reader would take away that the unit of system design is shifting from "the storage hierarchy" to workload-specific memory configurations.

What carries the argument

The central object is Storage-Class Memory (SCM), defined as a class of byte-addressable, non-volatile memories whose read latency approaches DRAM but whose density and non-volatility resemble flash. The load-bearing mechanism is direct access: the operating system maps SCM into the application's address space (Direct Access, DAX), so durability is achieved by CPU load and store instructions rather than by a file system or device driver. The argument's inner engine is the mismatch between that byte-addressable persistence and the volatile CPU pipeline: because store buffers and caches sit between the processor and SCM, the programmer must insert persistence primitives such as cache-line flushes and memory fences to control when and in what order data becomes durable. That mismatch generates the paper's main consequence—a new programming model for persistent memory, with new failure classes from missing or misplaced persistence primitives.

What would settle it

Measure a commercially available SCM DIMM under a write-heavy workload: record sustained random read and write latency, write endurance before failure, and cost per gigabyte against DRAM and a high-end NVMe SSD. If read latency exceeds a small multiple of DRAM's (say three to five times), endurance falls below roughly $10^{8}$ program/erase cycles, or cost per gigabyte is at or above DRAM's, the persistent-main-memory use case is not viable as described.

Watch

Extended reading notes

Core claim

The central claim is that the traditional storage hierarchy is being replaced by a diversity of memory and storage technologies that no longer form one ordered stack. In particular, SCM (including PCM, STT-MRAM, and RRAM) combines the byte-addressability and near-DRAM latency of main memory with the non-volatility, density, and cost structure of storage. Used as persistent main memory, SCM lets processors read and write durable data directly through load/store instructions, bypassing DRAM and the block-based file-system layer. Because the path from registers to SCM runs through volatile store buffers and CPU caches, and because compilers and CPUs may reorder writes, durability and write ordering must be enforced by explicit system-level persistence primitives such as memory barriers and cache-line flush instructions. The paper therefore argues that a novel programming model—and adapted database algorithms, memory management, logging, and testing—is required to realize SCM's promise of larger, energy-lean main memory that is also storage.

Load-bearing premise

The outlook rests on SCM reaching production at the speeds, endurances, and prices projected in Table 1; if shipping SCM is significantly slower than DRAM, much less durable, or not cheaper per bit, the central scenario of SCM as persistent main memory weakens or collapses.

Editorial extensions

If this is right

Database systems can treat SCM as persistent main memory, replacing parts of DRAM and reducing the energy and capacity pressure that DRAM refresh and density limits create.
Systems will no longer share one storage hierarchy: workloads will be matched to custom memory stacks with different depths, and cloud providers can virtualize those stacks, with quality of service as the central obstacle.
Software correctness now includes the placement of persistence primitives; a missing or reordered flush can corrupt durable data after a power failure.
Storage devices will keep exposing more internals to software—flash-management control, key-value interfaces, direct byte-addressability—so data structures and database algorithms must be co-designed with specific hardware characteristics.
Emerging memory interconnects and processing-in-memory will further fragment the hardware topology, making workload-specific system design the norm rather than the exception.

Reading between the lines

Editorial extensions of the paper, not claims the author makes directly.

If SCM reaches the projected cost and latency, a database's redo and undo logging could be redesigned around hardware-enforced ordering, making crash recovery nearly instantaneous; the paper lists the ingredients but leaves that redesign implicit.
The diversity argument can be read as an economic prediction: for a given workload, the optimal hierarchy is the one that minimizes total cost of purchase, energy, and latency, so future price data will determine which hierarchies actually survive.
A natural extension is a standardized verification methodology for persistent-memory programs, since the paper identifies misplaced persistence primitives as a new class of data-corruption risk.
A testable consequence is that a production database on real SCM DIMMs should measurably beat a DRAM-plus-NVMe configuration on energy per transaction and recovery time, not just on raw capacity.

Share X Bluesky LinkedIn Reddit HN

Signed reviews

No signed human review yet.

Editorial analysis

A structured set of objections, weighed in public.

Desk editor's note, referee report, and a circularity audit.

Desk Editor's Note

read the letter

Colleague,

This is a 'Kurz Erklärt' column, not a research paper, and the right way to read it is as a competent, well-sourced overview of memory and storage tech as of 2018. The main claim—that the single storage hierarchy is giving way to multiple workload-tailored hierarchies—is a plausible synthesis, but it borrows from Lehner's observation rather than being new. That's fine for this venue.

What it does well: a solid survey of DRAM categories, SSD/NAND evolution, Open-Channel SSDs, and SCM candidates. Table 1 is a useful one-page comparison, with parameters explicitly marked 'projected.' The discussion of persistence primitives and the 'no free lunch' for SCM is accurate and clear. The self-citations are relevant prior work, not padding.

Soft spots: Section 4's energy-scalability claim—that SCM can lift DRAM's scalability problems 'both in terms of capacity and energy consumption'—is the weakest link. The only energy argument is that idle SCM doesn't need refresh. Table 1 has no energy row, and active/write energy plus flush and wear-leveling overheads could offset the refresh savings. Your stress-test concern about write-heavy workloads inverting the energy benefit is fair. It's minor in context because the claim is explicitly a 'potential' and this is an educational review, but the sentence is too breezy for the weight it carries.

Another soft spot: Figure 1 is adapted from Lehner [29], and the 'multitude of hierarchies' framing is essentially a restatement of that work. Acceptable for a column, but the paper's conceptual value is mostly curation, not synthesis.

Who it's for: readers wanting a quick, accurate orientation to the memory/storage landscape and how it bears on data management. It won't change a specialist's view, but it's a fair intro and the references give a good entry point.

Recommendation: If this crossed my desk as a research submission, I'd desk-reject it for lack of novel contribution. But as a short survey for a column, it deserves a careful referee to check the technology claims and projections. I'd send it to review if the venue publishes this genre. My own verdict: not a research result, but a useful, honest piece of work.

Referee Report

0 major / 5 minor

Summary. This short survey paper ('Kurz Erklärt') reviews the current landscape of memory and storage technologies, with the central thesis that the traditional single storage hierarchy (SRAM/DRAM/SSD/HDD/tape) is being replaced by a diversity of workload-specific hierarchies. Sections 2 and 3 survey DRAM variants and NAND-flash-based SSDs, respectively, including density, performance, and interface trends. Section 4 introduces Storage-Class Memory (SCM) as a byte-addressable, non-volatile memory with DRAM-like latency, discusses its projected characteristics (Table 1), and argues that using SCM as persistent main memory requires a new programming model with system-level persistence primitives. Section 5 summarizes the outlook and mentions PIM and new interconnect protocols. The paper is a literature-based position piece rather than an experimental study.

Significance. As a survey in the 'Kurz Erklärt' format, the paper serves a useful purpose: it compresses a large body of recent work into an accessible taxonomy, and it correctly identifies the software stack (persistence primitives, programming models) as the main bottleneck for SCM adoption in database systems. The manuscript is well grounded in peer-reviewed and industry references, and it is honest about uncertainty by labeling Table 1 values as 'projected' and using hedged language such as 'potential'. The paper does not introduce new algorithms, measurements, or models, so its value lies in synthesis and exposition rather than in novel research claims. If the diverse-hierarchy thesis is the central claim, the paper supports it adequately with examples like DDR/LPDDR/GDDR/HBM/MCDRAM and Open-Channel SSDs.

minor comments (5)

[Section 4] The statement that SCM 'has the potential to lift the scalability issues of DRAM, both in terms of capacity and energy consumption' is stronger than the evidence presented. The only energy argument given is that idle SCM does not consume refresh energy, and Table 1 contains no energy row. The paper should either soften the energy part of the claim, cite quantitative energy studies of SCM candidates, or add a sentence acknowledging that active/write energy and the overhead of persistence primitives may offset refresh-energy savings.
[Section 2] The description of GDDR as optimized 'for Reduced Instruction Set Computers (RISC)' is imprecise, since GDDR is used in GPUs that may not be characterized as RISC in the conventional sense. Suggest rephrasing to 'optimized for graphics and general-purpose GPU workloads'.
[Section 3.2] The claim that SATA SSDs 'will be replaced by PCIe/NVMe in the near future' is reasonable but could be qualified with a note that SATA retains a role in cost-sensitive or compatibility-constrained environments.
[Figure 1] The figure is adapted from [29]; for a journal publication, please verify that the adaptation permission is properly documented or that the original source is reproduced within the publisher's copyright guidelines.
[References] Reference [46] (Samsung Key Value SSD) is cited via a URL only; if a peer-reviewed or archival description exists, adding it would strengthen the citation.

Circularity Check

0 steps flagged · score 0.0 of 10

No circularity: survey/position paper with no derivation, no fitted inputs, and only illustrative self-citations.

full rationale

This paper is a short survey and forward-looking position piece, not a derivation or prediction generated from a model. The central claims—that storage hierarchies may diversify and that SCM may serve as persistent main memory—are supported by external vendor announcements, published studies, and a comparative table taken from an external survey [37]. The authors' own prior works [31, 41, 42, 43, 44] are cited only as examples of research categories (memory management, testing, persistent data structures, storage architectures), not as load-bearing premises for the paper's conclusions. No equation or fitted parameter is presented, and no result is renamed as a prediction. The energy-scalability claim for SCM is admittedly under-quantified and vulnerable to write-energy and endurance counterarguments, but that is a correctness or evidence-strength concern, not circularity. The paper is self-contained as an interpretive overview, so no circular step can be exhibited.

Assumptions & free parameters 0 free parameters · 3 assumptions · 0 invented entities

As a review, the paper introduces no free parameters or invented entities. Its arguments rest on domain assumptions about the accuracy of cited studies and projections of future technology characteristics. These assumptions are stated or clearly implied, but they are not independently established within the paper.

assumptions (3)

domain assumption Projected SCM characteristics (density, latency, endurance) in Table 1 are accurate and representative of future products.
The paper uses these figures to argue that SCM can serve as persistent main memory and as a DRAM alternative. These values come from vendor research and academic projections, and may not hold in real, mass-produced devices.
domain assumption The Google datacenter SSD reliability study [48] generalizes to enterprise SSDs overall.
The paper uses this study to claim that modern SSDs have sufficient write endurance and reliability for most applications. The study is based on a single large operator's environment and may not reflect the experience of all enterprises.
domain assumption The market segmentation trend, with more memory products offering different trade-offs, will persist into the future.
The central narrative assumes that the diversification of memory and storage products is an enduring trend rather than a transient phase. If manufacturers consolidate product lines, the 'multitude of storage hierarchies' vision would be weakened.

how reviews work

0 comments

Cite this review

Pith. "Pith review of On the Diversity of Memory and Storage Technologies." pith.science (2026). https://pith.science/paper/J7JPTNWU

@misc{pith2026190807431,
  author       = {Pith},
  title        = {Pith review of: On the Diversity of Memory and Storage Technologies},
  year         = {2026},
  howpublished = {\url{https://pith.science/paper/J7JPTNWU}},
  note         = {Machine review of arXiv:1908.07431}
}

read the original abstract

The last decade has seen tremendous developments in memory and storage technologies, starting with Flash Memory and continuing with the upcoming Storage-Class Memories. Combined with an explosion of data processing, data analytics, and machine learning, this led to a segmentation of the memory and storage market. Consequently, the traditional storage hierarchy, as we know it today, might be replaced by a multitude of storage hierarchies, with potentially different depths, each tailored for specific workloads. In this context, we explore in this "Kurz Erkl\"art" the state of memory technologies and reflect on their future use with a focus on data management systems.

Discussion (0). Continue with ORCID to comment.

Reference graph

Works this paper leans on

53 extracted references · 53 canonical work pages

[29]

Lehner W (2017) The Data Center Under your Desk: How Disruptive is Modern Hardware for DB System Design? Proceedings of the VLDB Endow- ment 10(12):2018–2019

work page 2017
[1]

In: Pro- ceedings of the 7th International Workshop on Ac- celerating Analytics and Data Management Sys- tems Using Modern Processor and Storage Archi- tectures

Appuswamy R, Borovica R, Graefe G, Ailamaki A (2017) The Five-minute Rule Thirty Years Later and its Impact on the Storage Hierarchy. In: Pro- ceedings of the 7th International Workshop on Ac- celerating Analytics and Data Management Sys- tems Using Modern Processor and Storage Archi- tectures

work page 2017
[2]

Proceedings of the VLDB Endowment 10(4):337–348

Arulraj J, Perron M, Pavlo A (2016) Write-Behind Logging. Proceedings of the VLDB Endowment 10(4):337–348

work page 2016
[3]

https://openchannelssd.readthedocs

Bjørling M (2018) Open-Channel Solid State Drives. https://openchannelssd.readthedocs. io/en/latest/, Accessed Apr 25 2018

work page 2018
[4]

In: 15th USENIX Conference on File and Stor- age Technologies (FAST), USENIX Association, pp 359–374

Bjørling M, Gonz´ alez J, Bonnet P (2017) Light- NVM: The Linux Open-Channel SSD Subsystem. In: 15th USENIX Conference on File and Stor- age Technologies (FAST), USENIX Association, pp 359–374

work page 2017
[5]

In: Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Sys- tems, ACM, pp 316–331

Boroumand A, Ghose S, Kim Y, Ausavarungnirun R, Shiu E, Thakur R, Kim D, Kuusela A, Knies A, Ranganathan P, et al (2018) Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. In: Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Sys- tems, ACM, pp 316–331

work page 2018
[6]

Proceedings of the VLDB Endowment 8(7):786–797

Chen S, Jin Q (2015) Persistent B+-Trees in Non- Volatile Main Memory. Proceedings of the VLDB Endowment 8(7):786–797

work page 2015
[7]

In: Fifth Biennial Conference on Innovative Data Systems Research (CIDR), pp 21–31

Chen S, Gibbons PB, Nath S (2011) Rethinking Database Algorithms for Phase Change Memory. In: Fifth Biennial Conference on Innovative Data Systems Research (CIDR), pp 21–31

work page 2011

Show all 53 references

[8]

http://techinsights.com/about- techinsights/overview/blog/intel-3D- xpoint-memory-die-removed-from-intel- optane-pcm/, Accessed Apr 25, 2018

Choe J (2017) Intel 3D XPoint Memory Die Removed from Intel Optane PCM (Phase Change Memory). http://techinsights.com/about- techinsights/overview/blog/intel-3D- xpoint-memory-die-removed-from-intel- optane-pcm/, Accessed Apr 25, 2018

2017
[9]

IEEE Communications Surveys Tutorials 18(1):732–794

Dayarathna M, Wen Y, Fan R (2016) Data Center Energy Consumption Modeling: A Survey. IEEE Communications Surveys Tutorials 18(1):732–794

2016
[10]

In: 45th ACM/IEEE Design Automation Conference., IEEE, pp 554–559

Dong X, Wu X, Sun G, Xie Y, Li H, Chen Y (2008) Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Uni- versal Memory Replacement. In: 45th ACM/IEEE Design Automation Conference., IEEE, pp 554–559

2008
[11]

In: IEEE 27th International Confer- ence on Data Engineering (ICDE), IEEE, pp 1221– 1231

Fang R, Hsiao HI, He B, Mohan C, Wang Y (2011) High Performance Database Logging Using Storage On the Diversity of Memory and Storage Technologies 7 Class Memory. In: IEEE 27th International Confer- ence on Data Engineering (ICDE), IEEE, pp 1221– 1231

2011
[12]

https://genzconsortium.org/ specifications/core-specification-1-0/ , Accessed Apr 25, 2018

Gen-Z Consortium (2018) Gen-Z Core Spec- iﬁcation 1.0. https://genzconsortium.org/ specifications/core-specification-1-0/ , Accessed Apr 25, 2018

2018
[13]

In: IEEE Inter- national Electron Devices Meeting (IEDM), IEEE, pp 31–6

Govoreanu B, Kar G, Chen Y, Paraschiv V, Ku- bicek S, Fantini A, Radu I, Goux L, Clima S, De- graeve R, et al (2011) 10× 10nm 2 Hf/HfO x cross- bar resistive RAM with excellent performance, re- liability and low-energy operation. In: IEEE Inter- national Electron Devices Meeti...

2011
[14]

Proceedings of the VLDB Endow- ment 6(12):1278–1281

Hardock S, Petrov I, Gottstein R, Buchmann A (2013) NoFTL: Database Systems on FTL-Less Flash Storage. Proceedings of the VLDB Endow- ment 6(12):1278–1281

2013
[15]

In: Proceedings of the 2017 ACM International Conference on Management of Data (SIGMOD), ACM, pp 1571–1586

Hardock S, Petrov I, Gottstein R, Buchmann A (2017) From In-Place Updates to In-Place Ap- pends: Revisiting Out-of-Place Updates on Flash. In: Proceedings of the 2017 ACM International Conference on Management of Data (SIGMOD), ACM, pp 1571–1586

2017
[16]

Proceedings of the VLDB Endowment 8(4):389–400

Huang J, Schwan K, Qureshi MK (2014) NVRAM- aware Logging in Transaction Systems. Proceedings of the VLDB Endowment 8(4):389–400

2014
[17]

https://www.intel.com/content/www/us/ en/products/memory-storage/solid-state- drives/data-center-ssds/optane-dc-p4800x- series/p4800x-750gb-2-5-inch.html , Accessed Apr 25, 2018

Intel (2017) Optane SSD DC P4800X Series. https://www.intel.com/content/www/us/ en/products/memory-storage/solid-state- drives/data-center-ssds/optane-dc-p4800x- series/p4800x-750gb-2-5-inch.html , Accessed Apr 25, 2018

2017
[18]

https:// www.intel.com/content/www/us/en/products/ memory-storage/solid-state-drives/data- center-ssds/dc-s4600-series/dc-s4600-1- 9tb-2-5inch-3d1.html , Accessed Apr 25, 2018

Intel (2017) SSD DC S4600 Series. https:// www.intel.com/content/www/us/en/products/ memory-storage/solid-state-drives/data- center-ssds/dc-s4600-series/dc-s4600-1- 9tb-2-5inch-3d1.html , Accessed Apr 25, 2018

2017
[19]

http://pmem.io/pmdk/libpmem/, Accessed Apr 25, 2018

Intel (2018) Persistent Memory Development Kit. http://pmem.io/pmdk/libpmem/, Accessed Apr 25, 2018

2018
[20]

https://www.intel.com/content/www/ us/en/products/memory-storage/solid- state-drives/data-center-ssds/dc-p4510- series/dc-p4510-8tb-2-5inch-3d2.html , Accessed Apr 25, 2018

Intel (2018) SSD DC P4510 Series. https://www.intel.com/content/www/ us/en/products/memory-storage/solid- state-drives/data-center-ssds/dc-p4510- series/dc-p4510-8tb-2-5inch-3d2.html , Accessed Apr 25, 2018

2018
[21]

http: //www.semiconductors.org/clientuploads/ Research_Technology/ITRS/2015/6_2015% 20ITRS%202.0%20Beyond%20CMOS.pdf, Accessed Apr 25, 2018

ITRS (2015) International Technology Roadmap for Semiconductors 2.0, Beyond CMOS. http: //www.semiconductors.org/clientuploads/ Research_Technology/ITRS/2015/6_2015% 20ITRS%202.0%20Beyond%20CMOS.pdf, Accessed Apr 25, 2018

2015
[22]

In: Proceedings of the 2015 ACM International Conference on Man- agement of Data (SIGMOD), ACM, pp 691–706

Kimura H (2015) FOEDUS: OLTP Engine for a Thousand Cores and NVRAM. In: Proceedings of the 2015 ACM International Conference on Man- agement of Data (SIGMOD), ACM, pp 691–706

2015
[23]

https://channel9.msdn

Klima T (2016) Using Non-volatile Memory (NVDIMM-N) as Byte-Addressable Storage in Windows Server 2016. https://channel9.msdn. com/events/build/2016/p470, Accessed Apr 25, 2018

2016
[24]

In: Proceedings of the Twenty-Second International Conference on Archi- tectural Support for Programming Languages and Operating Systems (ASPLOS), ACM, pp 345–359

Klimovic A, Litz H, Kozyrakis C (2017) ReFlex: Remote Flash ≈ Local Flash. In: Proceedings of the Twenty-Second International Conference on Archi- tectural Support for Programming Languages and Operating Systems (ASPLOS), ACM, pp 345–359

2017
[25]

https: //www.heise.de/newsticker/meldung/SSD- Langzeittest-beendet-Exitus-bei-9-1- Petabyte-3755009.html, Accessed Apr 25, 2018

Kraft B (2017) SSD-Langzeittest been- det: Exitus bei 9,1 Petabyte. https: //www.heise.de/newsticker/meldung/SSD- Langzeittest-beendet-Exitus-bei-9-1- Petabyte-3755009.html, Accessed Apr 25, 2018

2017
[26]

In: USENIX Annual Technical Conference, pp 433–438

Lantz P, Rao DS, Kumar S, Sankaran R, Jackson J (2014) Yat: A Validation Framework for Persistent Memory Software. In: USENIX Annual Technical Conference, pp 433–438

2014
[27]

IEEE Micro 30(1)

Lee BC, Zhou P, Yang J, Zhang Y, Zhao B, Ipek E, Mutlu O, Burger D (2010) Phase-Change Technol- ogy and the Future of Main Memory. IEEE Micro 30(1)

2010
[28]

In: 15th USENIX Con- ference on File and Storage Technologies (FAST), USENIX Association, Santa Clara, CA, pp 257–270

Lee SK, Lim KH, Song H, Nam B, Noh SH (2017) WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. In: 15th USENIX Con- ference on File and Storage Technologies (FAST), USENIX Association, Santa Clara, CA, pp 257–270

2017
[30]

Datenbank-Spektrum 18(1):57–62

Lehner W, Ungeth¨ um A, Habich D (2018) Di- versity of Processing Units. Datenbank-Spektrum 18(1):57–62

2018
[31]

In: 21th European Conference on Advances in Databases and Information Systems (ADBIS), Springer

Lersch L, Oukid I, Schreter I, Lehner W (2017) Re- thinking DRAM Caching for LSMs in an NVRAM Environment. In: 21th European Conference on Advances in Databases and Information Systems (ADBIS), Springer

2017
[32]

In: IEEE 29th International Conference on Data Engineering (ICDE), IEEE, pp 302–313

Levandoski JJ, Lomet DB, Sengupta S (2013) The Bw-Tree: A B-Tree for New Hardware Platforms. In: IEEE 29th International Conference on Data Engineering (ICDE), IEEE, pp 302–313

2013
[33]

Proceedings of the VLDB Endowment 3(1-2):1195–1206

Li Y, He B, Yang RJ, Luo Q, Yi K (2010) Tree Indexing on Solid State Drives. Proceedings of the VLDB Endowment 3(1-2):1195–1206

2010
[34]

https://www.kernel.org/doc/Documentation/ 8 Ismail Oukid, Lucas Lersch nvdimm/nvdimm.txt, Accessed Apr 25, 2018

Linux (2018) LIBNVDIMM Documentation. https://www.kernel.org/doc/Documentation/ 8 Ismail Oukid, Lucas Lersch nvdimm/nvdimm.txt, Accessed Apr 25, 2018

2018
[35]

https://www.micron.com/products/advanced- solutions/3d-xpoint-technology, Accessed Apr 25, 2018

Micron (2018) 3D XPoint Technology. https://www.micron.com/products/advanced- solutions/3d-xpoint-technology, Accessed Apr 25, 2018

2018
[36]

https://software.intel.com/en- us/blogs/2016/01/20/an-intro-to-mcdram- high-bandwidth-memory-on-knights-landing , Accessed Apr 25, 2018

Mike P, Intel (2016) An Intro to MCDRAM (High-Bandwidth Memory) on Knights Land- ing. https://software.intel.com/en- us/blogs/2016/01/20/an-intro-to-mcdram- high-bandwidth-memory-on-knights-landing , Accessed Apr 25, 2018

2016
[37]

IEEE Transactions on Parallel and Distributed Systems 27(5):1537–1550

Mittal S, Vetter JS (2016) A Survey of Soft- ware Techniques for Using Non-Volatile Memo- ries for Storage and Main Memory Systems. IEEE Transactions on Parallel and Distributed Systems 27(5):1537–1550

2016
[38]

In: Fifth IEEE International Memory Workshop (IMW), IEEE, pp 21–25

Mutlu O (2013) Memory Scaling: A Systems Archi- tecture Perspective. In: Fifth IEEE International Memory Workshop (IMW), IEEE, pp 21–25

2013
[39]

Commun ACM 50(1):58–63

Nanavati M, et al (2016) Non-volatile Storage: Implications of the Datacenter’s Shifting Center. Commun ACM 50(1):58–63

2016
[40]

https://opencapi.org/technical/ specifications/, Accessed Apr 25, 2018

OpenCAPI Consortium (2018) OpenCAPI Spec- iﬁcations. https://opencapi.org/technical/ specifications/, Accessed Apr 25, 2018

2018
[41]

In: Seventh Biennial Conference on In- novative Data Systems Research (CIDR)

Oukid I, Lehner W, Kissinger T, Willhalm T, Bum- bulis P (2015) Instant Recovery for Main-Memory Databases. In: Seventh Biennial Conference on In- novative Data Systems Research (CIDR)

2015
[42]

In: Proceedings of the 12th International Workshop on Data Management on New Hardware, ACM, p 5

Oukid I, Booss D, Lespinasse A, Lehner W (2016) On Testing Persistent-Memory-Based Software. In: Proceedings of the 12th International Workshop on Data Management on New Hardware, ACM, p 5

2016
[43]

In: Proceedings of the 2016 ACM International Conference on Management of Data (SIGMOD), ACM, pp 371–386

Oukid I, Lasperas J, Nica A, Willhalm T, Lehner W (2016) FPTree: A Hybrid SCM-DRAM Persis- tent and Concurrent B-Tree for Storage Class Mem- ory. In: Proceedings of the 2016 ACM International Conference on Management of Data (SIGMOD), ACM, pp 371–386

2016
[44]

Proceedings of the VLDB En- dowment 10(11):1166–1177

Oukid I, Booss D, Lespinasse A, Lehner W, Willhalm T, Gomes G (2017) Memory Manage- ment Techniques for Large-Scale Persistent-Main- Memory Systems. Proceedings of the VLDB En- dowment 10(11):1166–1177

2017
[45]

In: Proceedings of the 2018 International Conference on Management of Data (SIGMOD), ACM, pp 1541–1555

van Renen A, Leis V, Kemper A, Neumann T, Hashida T, Oe K, Doi Y, Harada L, Sato M (2018) Managing Non-Volatile Memory in Database Sys- tems. In: Proceedings of the 2018 International Conference on Management of Data (SIGMOD), ACM, pp 1541–1555

2018
[46]

https: //www.samsung.com/us/labs/pdfs/collateral/ Samsung_Key_Value_Technology_Brief_v7.pdf, Accessed Apr 25, 2018

Samsung (2017) Key Value SSD. https: //www.samsung.com/us/labs/pdfs/collateral/ Samsung_Key_Value_Technology_Brief_v7.pdf, Accessed Apr 25, 2018

2017
[47]

https://www.sandisk

SanDisk (2015) The SSD Enabled PC Total Cost of Ownership. https://www.sandisk. com/business/datacenter/resources/white- papers/the-ssd-enabled-pc-total-cost-of- ownership, Accessed Apr 25, 2018

2015
[48]

In: 14th USENIX Conference on File and Storage Technologies (FAST)

Schroeder B, Lagisetty R, Merchant A (2016) Flash Reliability in Production: The Expected and the Unexpected. In: 14th USENIX Conference on File and Storage Technologies (FAST)

2016
[49]

https: //www.seagate.com/www-content/datasheets/ pdfs/exos-x-12-DS1946-1-1709US-en_US.pdf , Accessed Apr 25, 2018

Seagate Technology (2017) HDD Exos X12. https: //www.seagate.com/www-content/datasheets/ pdfs/exos-x-12-DS1946-1-1709US-en_US.pdf , Accessed Apr 25, 2018

2017
[50]

https://www

Statista (2017) Global market share held by DRAM chip vendors 2011-2017. https://www. statista.com/statistics/271726/global- market-share-held-by-dram-chip-vendors- since-2010/, Accessed Apr 25, 2018

2017
[51]

Proceedings of the VLDB En- dowment 7(5):413–424

Viglas SD (2014) Write-limited sorts and joins for persistent memory. Proceedings of the VLDB En- dowment 7(5):413–424

2014
[52]

Proceed- ings of the VLDB Endowment 7(10):865–876

Wang T, Johnson R (2014) Scalable logging through emerging non-volatile memory. Proceed- ings of the VLDB Endowment 7(10):865–876

2014
[53]

IEEE Transactions on Computers PP(99)

Yang J, Wei Q, Wang C, Chen C, Yong K, He B (2015) NV-Tree: A Consistent and Workload- adaptive Tree Structure for Non-volatile Memory. IEEE Transactions on Computers PP(99)

2015

Pith tools

Reviewed August 14, 2026 · model on record in the stance chip above.

[1] [29]

Lehner W (2017) The Data Center Under your Desk: How Disruptive is Modern Hardware for DB System Design? Proceedings of the VLDB Endow- ment 10(12):2018–2019

work page 2017

[2] [1]

In: Pro- ceedings of the 7th International Workshop on Ac- celerating Analytics and Data Management Sys- tems Using Modern Processor and Storage Archi- tectures

Appuswamy R, Borovica R, Graefe G, Ailamaki A (2017) The Five-minute Rule Thirty Years Later and its Impact on the Storage Hierarchy. In: Pro- ceedings of the 7th International Workshop on Ac- celerating Analytics and Data Management Sys- tems Using Modern Processor and Storage Archi- tectures

work page 2017

[3] [2]

Proceedings of the VLDB Endowment 10(4):337–348

Arulraj J, Perron M, Pavlo A (2016) Write-Behind Logging. Proceedings of the VLDB Endowment 10(4):337–348

work page 2016

[4] [3]

https://openchannelssd.readthedocs

Bjørling M (2018) Open-Channel Solid State Drives. https://openchannelssd.readthedocs. io/en/latest/, Accessed Apr 25 2018

work page 2018

[5] [4]

In: 15th USENIX Conference on File and Stor- age Technologies (FAST), USENIX Association, pp 359–374

Bjørling M, Gonz´ alez J, Bonnet P (2017) Light- NVM: The Linux Open-Channel SSD Subsystem. In: 15th USENIX Conference on File and Stor- age Technologies (FAST), USENIX Association, pp 359–374

work page 2017

[6] [5]

In: Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Sys- tems, ACM, pp 316–331

Boroumand A, Ghose S, Kim Y, Ausavarungnirun R, Shiu E, Thakur R, Kim D, Kuusela A, Knies A, Ranganathan P, et al (2018) Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks. In: Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Sys- tems, ACM, pp 316–331

work page 2018

[7] [6]

Proceedings of the VLDB Endowment 8(7):786–797

Chen S, Jin Q (2015) Persistent B+-Trees in Non- Volatile Main Memory. Proceedings of the VLDB Endowment 8(7):786–797

work page 2015

[8] [7]

In: Fifth Biennial Conference on Innovative Data Systems Research (CIDR), pp 21–31

Chen S, Gibbons PB, Nath S (2011) Rethinking Database Algorithms for Phase Change Memory. In: Fifth Biennial Conference on Innovative Data Systems Research (CIDR), pp 21–31

work page 2011