Pith. sign in

REVIEW

QPACE -- a QCD parallel computer based on Cell processors

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 0911.2174 v3 pith:OQWOIR7I submitted 2009-11-11 hep-lat cs.AR

classification hep-latcs.AR
keywords qpacebeencellcomputerdevelopedparallelperformanceprocessor
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

QPACE is a novel parallel computer which has been developed to be primarily used for lattice QCD simulations. The compute power is provided by the IBM PowerXCell 8i processor, an enhanced version of the Cell processor that is used in the Playstation 3. The QPACE nodes are interconnected by a custom, application optimized 3-dimensional torus network implemented on an FPGA. To achieve the very high packaging density of 26 TFlops per rack a new water cooling concept has been developed and successfully realized. In this paper we give an overview of the architecture and highlight some important technical details of the system. Furthermore, we provide initial performance results and report on the installation of 8 QPACE racks providing an aggregate peak performance of 200 TFlops.

Discussion (0). Continue with ORCID to comment.

Pith tools