Pith. sign in

REVIEW

Measurements and analysis of different front-end configurations for monolithic SiGe BiCMOS pixel detectors for HEP applications

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 2111.11184 v1 pith:QUMH7PDM submitted 2021-11-22 physics.ins-det hep-ex

classification physics.ins-dethep-ex
keywords experimentasicbicmosdetectorfaserfront-endinsideintegration
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

This paper presents a small-area monolithic pixel detector ASIC designed in 130 nm SiGe BiCMOS technology for the upgrade of the pre-shower detector of the FASER experiment at CERN. The purpose of this prototype is to study the integration of fast front-end electronics inside the sensitive area of the pixels and to identify the configuration that could satisfy at best the specifications of the experiment. Self-induced noise, instabilities and cross-talk were minimised to cope with the several challenges associated to the integration of pre-amplifiers and discriminators inside the pixels. The methodology used in the characterisation and the design choices will also be described. Two of the variants studied here will be implemented in the pre-production ASIC of the FASER experiment pre-shower for further tests.

Discussion (0). Sign in to comment.

Pith tools