Pith. sign in

REVIEW

Integrated magnonic half-adder

Not yet reviewed by Pith; the record is open.

This paper has not been read by Pith yet. Machine review is queued; the pith claim, tier, and objections will appear here once it completes.

SPECIMEN: schema-true, not a live event

T0 review · schema-true

One-sentence machine reading of the paper's core claim.

pith:XXXXXXXX · record.json · timestamp

arxiv 1902.02855 v2 pith:XOHMWWLB submitted 2019-02-07 physics.app-ph cond-mat.othercs.ET

classification physics.app-phcond-mat.othercs.ET
keywords magnoniccircuitintegratedlogicgateshalf-adderinformationmagnon
verification ladder T0 review T1 audit T2 compute T3 formal
0 comments
read the original abstract

Spin waves and their quanta magnons open up a promising branch of high-speed and low-power information processing. Several important milestones were achieved recently in the realization of separate magnonic data processing units including logic gates, a magnon transistor and units for non-Boolean computing. Nevertheless, the realization of an integrated magnonic circuit consisting of at least two logic gates and suitable for further integration is still an unresolved challenge. Here we demonstrate such an integrated circuit numerically on the example of a magnonic half-adder. Its key element is a nonlinear directional coupler serving as combined XOR and AND logic gate that utilizes the dependence of the spin wave dispersion on its amplitude. The circuit constitutes of only three planar nano-waveguides and processes all information within the magnon domain. Benchmarking of the proposed device is performed showing the potential for sub-aJ energy consumption per operation.

Discussion (0). Continue with ORCID to comment.

Pith tools