The CRS F-Engine uses 128 AMD Zynq RFSoC boards and chFPGA firmware to digitize signals at 3.2 GSPS and channelize them into 8192 bins of ~195 kHz resolution, with noise-injection tests confirming expected performance for CHORD.
Errors in Deep Dish Development Array (6m) construction and metrology steps,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
astro-ph.IM 1years
2026 1verdicts
ACCEPT 1representative citing papers
citing papers explorer
-
Architecture and Validation of the CRS F-Engine for the CHORD Radio Telescope
The CRS F-Engine uses 128 AMD Zynq RFSoC boards and chFPGA firmware to digitize signals at 3.2 GSPS and channelize them into 8192 bins of ~195 kHz resolution, with noise-injection tests confirming expected performance for CHORD.