A 3D SRAM-eDRAM hybrid CIM design in 22nm FDSOI enables general-purpose matrix computations beyond dot products with claimed balance of latency, energy, and density.
X-sram: Enabling in- memory boolean computations in cmos static random access memories,
2 Pith papers cite this work. Polarity classification is still indexing.
2
Pith papers citing it
fields
cs.AR 2years
2026 2verdicts
UNVERDICTED 2representative citing papers
Proposes a 10T SRAM XNOR in-memory computing architecture with 14T full adders that reduces routing complexity by 50% and improves area efficiency by 2.67x for BNN MAC operations.
citing papers explorer
-
GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
A 3D SRAM-eDRAM hybrid CIM design in 22nm FDSOI enables general-purpose matrix computations beyond dot products with claimed balance of latency, energy, and density.
-
SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
Proposes a 10T SRAM XNOR in-memory computing architecture with 14T full adders that reduces routing complexity by 50% and improves area efficiency by 2.67x for BNN MAC operations.