An FPGA prototype demonstrates real-time 30 MHz track reconstruction for the LHCb VELO detector by processing live experiment data.
FPGA-based real-time data processing for accelerating reconstruction at LHCb
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
physics.ins-det 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
A real-time demonstrator of track reconstruction with FPGAs at LHCb
An FPGA prototype demonstrates real-time 30 MHz track reconstruction for the LHCb VELO detector by processing live experiment data.