A unified crossbar-based microarchitecture executes all RISC-V vector permutation instructions with fixed single-cycle latency at only 1.5% area overhead in a 7 nm processor.
ZeroVex: A scalable and high-performance RISC- V vector processor core for embedded systems,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2025 1verdicts
CONDITIONAL 1representative citing papers
citing papers explorer
-
Efficient Implementation of RISC-V Vector Permutation Instructions
A unified crossbar-based microarchitecture executes all RISC-V vector permutation instructions with fixed single-cycle latency at only 1.5% area overhead in a 7 nm processor.