Design and testing of a transverse feedback processor for the SSRF storage ring that achieves ENOB better than 9 bits from 100 kHz to 700 MHz and closed-loop attenuation better than 40 dB using a PLL- and delay-line-based synchronization method.
Development of measurement and transverse feedback system at HLS,
2 Pith papers cite this work. Polarity classification is still indexing.
2
Pith papers citing it
fields
physics.ins-det 2years
2019 2verdicts
UNVERDICTED 2representative citing papers
Engineers designed a signal processor for SSRF beam feedback and tested it to show ADC ENOB above 10 bits at 100 MHz and system amplitude suppression over 35 dB, meeting stated requirements.
citing papers explorer
-
Design and testing of a bunch-by-bunch beam position transverse feedback processor
Design and testing of a transverse feedback processor for the SSRF storage ring that achieves ENOB better than 9 bits from 100 kHz to 700 MHz and closed-loop attenuation better than 40 dB using a PLL- and delay-line-based synchronization method.
-
Bunch-by-bunch Beam Transverse Feedback Electronics Designed for SSRF
Engineers designed a signal processor for SSRF beam feedback and tested it to show ADC ENOB above 10 bits at 100 MHz and system amplitude suppression over 35 dB, meeting stated requirements.