A fully synthesizable, DLL-based clock-pulse-width monitor with an automation framework detects clock glitches and voltage, EM, and temperature timing faults in 65nm silicon.
A Synthesizable Design-Agnostic Timing Fault Injection Monitor Covering 2MHz to 1.26GHz Clocks in 65nm CMOS,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
extension 1
citation-polarity summary
fields
eess.SY 1years
2025 1verdicts
CONDITIONAL 1roles
extension 1polarities
extend 1representative citing papers
citing papers explorer
-
Design-Agnostic Distributed Timing Fault Injection Monitor With End-to-End Design Automation
A fully synthesizable, DLL-based clock-pulse-width monitor with an automation framework detects clock glitches and voltage, EM, and temperature timing faults in 65nm silicon.