Far-detuned cross-resonance designs cut frequency collisions in transmon processors, achieving 10% collision-free yield for 1024 qubits with qubit-frequency spread reduced to 6.8 MHz.
Title resolution pending
4 Pith papers cite this work. Polarity classification is still indexing.
4
Pith papers citing it
citation-role summary
background 1
citation-polarity summary
fields
quant-ph 4years
2026 4verdicts
UNVERDICTED 4roles
background 1polarities
background 1representative citing papers
Lighter fluxonium qubits show lower susceptibility to measurement-induced state transitions than heavier counterparts due to reduced multi-photon resonance density, smaller required coupling, and more harmonic charge operator structure.
Superconducting circuit hosts fractional fluxon states (fraxons) in a tailored Josephson potential to realize protected qudits with a STIRAP gate protocol.
A system-level design methodology for scalable fluxonium processors with double-transmon couplers that supports high-fidelity gates, fast reset, and dispersive readout through frequency partitioning under realistic constraints.
citing papers explorer
-
Systematic frequency-collision analysis of the cross-resonance gate outside the straddling regime
Far-detuned cross-resonance designs cut frequency collisions in transmon processors, achieving 10% collision-free yield for 1024 qubits with qubit-frequency spread reduced to 6.8 MHz.
-
Measurement-induced state transitions across the fluxonium qubit landscape
Lighter fluxonium qubits show lower susceptibility to measurement-induced state transitions than heavier counterparts due to reduced multi-photon resonance density, smaller required coupling, and more harmonic charge operator structure.
-
Fraxonium: Fractional fluxon states for qudit encoding
Superconducting circuit hosts fractional fluxon states (fraxons) in a tailored Josephson potential to realize protected qudits with a STIRAP gate protocol.
-
System-Level Design of Scalable Fluxonium Quantum Processors with Double-Transmon Couplers
A system-level design methodology for scalable fluxonium processors with double-transmon couplers that supports high-fidelity gates, fast reset, and dispersive readout through frequency partitioning under realistic constraints.