NO-annealed thermal oxides and RIE-plus-ALE etching reduce background noise in V_Si PL measurements inside 4H-SiC pin-diodes, delivering SNR improvements of 15 for near-surface and 50 for deeper emitters while preserving good diode blocking behavior.
Microchemicals - Application Notes
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
quant-ph 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Impact of Surface Treatment on Noise in PL-Measurements of Silicon Vacancies in 4H-SiC Lateral pin-Diodes
NO-annealed thermal oxides and RIE-plus-ALE etching reduce background noise in V_Si PL measurements inside 4H-SiC pin-diodes, delivering SNR improvements of 15 for near-surface and 50 for deeper emitters while preserving good diode blocking behavior.