A fully synthesizable, DLL-based clock-pulse-width monitor with an automation framework detects clock glitches and voltage, EM, and temperature timing faults in 65nm silicon.
V oltJockey: Breaching TrustZone by Software-Controlled V oltage Manipulation over Multi-core Frequen- cies,
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
citation-role summary
background 1
citation-polarity summary
fields
eess.SY 1years
2025 1verdicts
CONDITIONAL 1roles
background 1polarities
unclear 1representative citing papers
citing papers explorer
-
Design-Agnostic Distributed Timing Fault Injection Monitor With End-to-End Design Automation
A fully synthesizable, DLL-based clock-pulse-width monitor with an automation framework detects clock glitches and voltage, EM, and temperature timing faults in 65nm silicon.