Series interconnection of 6T SRAM cells in caches reduces leakage power via stacking effect without adding transistors or changing the cell design.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
cs.AR 1years
2026 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
A Novel Low-Power Cache Architecture Based on 6-Transistor SRAM Cells
Series interconnection of 6T SRAM cells in caches reduces leakage power via stacking effect without adding transistors or changing the cell design.