Models cross-correlated clock jitter in ADC arrays as a VAR(1) process and compensates it via pilot-tone Kalman smoother, with simulations showing reduced distortion.
Title resolution pending
1 Pith paper cite this work. Polarity classification is still indexing.
1
Pith paper citing it
fields
eess.SP 1years
2025 1verdicts
UNVERDICTED 1representative citing papers
citing papers explorer
-
Compensation of correlated autoregressive clock jitter in arrays of Analog-to-Digital Converters
Models cross-correlated clock jitter in ADC arrays as a VAR(1) process and compensates it via pilot-tone Kalman smoother, with simulations showing reduced distortion.